

128 Taps Digital Potentiometer with I²C Interface

Features

- Single-channel, 128-position Resolution
- INL: ± 0.1 LSB
- DNL: ± 0.1 LSB
- Low Temperature Coefficient: 20 ppm/ $^{\circ}$ C (10 k Ω)
- I²C Serial Interface
- A and B Versions Have Different I²C Addresses
A: 0101110; B: 0111110
- 2.7 V to 5.5 V Single Supply Operation
- Resistance Tolerance: $\pm 20\%$
- Available in Industry Standard SC70-6 Packages
- Temperature Range: -40 $^{\circ}$ C to $+125$ $^{\circ}$ C

Applications

- Laser Gas Detector
- Mechanical Potentiometer Replacement
- Adjustable Power Supplies
- Adjustable Gain Amplifiers and Offset Trimming
- Precision Calibration of Set Point Thresholds
- Sensor Trimming and Calibration

Block Diagram




Figure 1. TPL0401 Block Diagram




Figure 2. TPL0402 Block Diagram

Typical Characteristics




Figure 3. R-DNL vs. Code (10 k Ω)

Pin Configurations and Function Descriptions




Figure 4. TPL0401 Pin Configuration (SC70-6)




Figure 5. TPL0402 Pin Configuration (SC70-6)

Mnemonic	Pin No. (TPL0401)	Pin No. (TPL0402)	I/O ¹	Description
V _{DD}	1	1	P	Positive Supply Voltage
GND	2	2	G	Ground
SCL	3	3	DI	I ² C Clock
SDA	4	4	DI/O	I ² C Data
W	5	5	AI/O	Wiper Terminal
H	6	--	AI/O	High Terminal (Internally floating in TPL0402)
L	--	6	AI/O	Low Terminal (Internally connected to GND in TPL0401)

¹ AI: Analog Input; AO: Analog Output; P: Power; G: Ground; DI: Digital Input; DO: Digital Output.

Absolute Maximum Ratings¹

Parameter	Rating
Supply Voltage, V _{DD} to GND	-0.3 V to +7 V
Continuous Current, I _A , I _B , I _W	±3 mA (10k version) ±1 mA (100k version)
Digital Input Pins (SDA, SCL)	-0.3 V to (V _{DD} + 0.3 V)
Analog Pins (H, W, L)	-0.3 V to (V _{DD} + 0.3 V)
Operating Temperature Range	-40 °C to +125 °C
Storage Temperature Range	-65 °C to +150 °C
Junction Temperature Range	150 °C
Electrostatic Discharge (ESD) ²	
Human Body Model (HBM) ³	±5 kV
Charged Device Model (CDM) ⁴	±2 kV

Thermal Resistance⁵

Package Type	θ _{JA}	θ _{JC}	Unit
SC70-6	235	112	°C/W

¹ These ratings apply at 25°C, unless otherwise noted. Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

² Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection

circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

³ ANSI/ESDA/JEDEC JS-001 Compliant.

⁴ ANSI/ESDA/JEDEC JS-002 Compliant

⁵ θ_{JA} addresses the conditions for soldering devices onto circuit boards to achieve surface mount packaging.

Specifications (10k version)

The ● denotes the full temperature range (-40 °C to +125 °C) for specified performance. Unless otherwise noted, $T_A = 25\text{ °C}$ and $V_{DD} = 5.0\text{ V}$.

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
End-to-end Resistance	R_{TOTAL}			10		k Ω
Terminal Resistance	R_H/R_L			50		Ω
Wiper Resistance	R_W			50		Ω
Terminal Capacitance	C_H/C_L			6		pF
Wiper Capacitance	C_W			8		pF
Resistance Temperature Coefficient	TC_R			20		ppm/°C
V_{DD} Standby Current	$I_{DD(STBY)}$				3	μA
Digital pins Leakage Current (SCL, SDA Inputs)	I_{IN-DIG}				0.2	μA

Serial Interface Specs (SDA, SCL)

Input High Voltage	V_{IH}		● $0.7 \times V_{DD}$		V_{DD}	V
Input Low Voltage	V_{IL}		● 0		$0.3 \times V_{DD}$	V
Output Low Voltage	V_{OL}	SDA Pin, $I_{OL} = 4\text{ mA}$	●		0.3	V
Pin Capacitance	C_{IN}	SCL, SDA Inputs	●	4		pF

Voltage Divider Mode ($V_H = V_{DD}$, $V_W = \text{Not Loaded}$), only for TPL0401A/B

Integral Non-linearity	INL ^{1,2}			± 0.1		LSB
Differential Non-linearity	DNL ^{2,3}			± 0.1		LSB
Zero-scale Error	ZS _{ERROR} ^{4,5}			0.5		LSB
Full-scale error	FS _{ERROR} ^{5,6}			-0.5		LSB
Ratiometric Temperature Coefficient	T_{CV}	Wiper set at mid-scale		3		ppm/°C
Bandwidth	BW	Wiper set at mid-scale, $C_{LOAD} = 10\text{ pF}$		3500		kHz
Wiper Settling Time	T_{SW}			0.2		μs
Total Harmonic Distortion	THD	$V_H = 1\text{ V}_{RMS}$ at 1 kHz, measurement at W		0.013		%

Rheostat Mode ($V_H = V_{DD}$, $V_W = \text{Not Loaded}$)

Rheostat-mode Integral Non-linearity	RINL ^{7,8}			± 0.1		LSB
Rheostat-mode Differential Non-linearity	RDNL ^{8,9}			± 0.1		LSB
Rheostat-mode Zero Scale Error	R _{OFFSET} ^{10,11}			1.0		LSB

¹ $INL = (V_{MEAS[code\ x]} - V_{MEAS[code\ 0]}) / LSB - [code\ x]$

² $LSB = (V_{MEAS[code\ 127]} - V_{MEAS[code\ 0]}) / 127$

³ $DNL = (V_{MEAS[code\ x]} - V_{MEAS[code\ x-1]}) / LSB - 1$

⁴ $ZS_{ERROR} = V_{MEAS[code\ 0]} / IDEAL_LSB$

⁵ $IDEAL_LSB = V_H / 127$

⁶ $FS_{ERROR} = (V_{MEAS[code\ 127]} - V_H) / IDEAL_LSB$

⁷ $RINL = (R_{MEAS[code\ x]} - R_{MEAS[code\ 0]}) / RLSB - [code\ x]$

⁸ $RLSB = (R_{MEAS[code\ 127]} - R_{MEAS[code\ 0]}) / 127$

⁹ $RDNL = (R_{MEAS[code\ x]} - R_{MEAS[code\ x-1]}) / RLSB - 1$

¹⁰ $R_{OFFSET} = R_{MEAS[code\ 0]} / IDEAL_RLSB$

¹¹ $IDEAL_RLSB = R_{TOT} / 127$

Specifications (100k version)

The ● denotes the full temperature range (-40 °C to +125 °C) for specified performance. Unless otherwise noted, $T_A = 25\text{ °C}$ and $V_{DD} = 5.0\text{ V}$.

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
End-to-end Resistance	R_{TOTAL}			100		k Ω
Terminal Resistance	R_H/R_L			50		Ω
Wiper Resistance	R_W			50		Ω
Terminal Capacitance	C_H/C_L			6		pF
Wiper Capacitance	C_W			8		pF
Resistance Temperature Coefficient	TC_R			5		ppm/°C
V_{DD} Standby Current	$I_{DD(STBY)}$				3	μA
Digital pins Leakage Current (SCL, SDA Inputs)	I_{IN-DIG}				0.2	μA

Serial Interface Specs (SDA, SCL)

Input High Voltage	V_{IH}		●	$0.7 \times V_{DD}$	V_{DD}	V
Input Low Voltage	V_{IL}		●	0	$0.3 \times V_{DD}$	V
Output Low Voltage	V_{OL}	SDA Pin, $I_{OL} = 4\text{ mA}$	●		0.3	V
Pin Capacitance	C_{IN}	SCL, SDA Inputs	●		4	pF

Voltage Divider Mode ($V_H = V_{DD}$, $V_W = \text{Not Loaded}$), only for TPL0401B-100

Integral Non-linearity	INL ^{1,2}				± 0.1	LSB
Differential Non-linearity	DNL ^{2,3}				± 0.1	LSB
Zero-scale Error	Z_{ERROR} ^{4,5}				0.05	LSB
Full-scale error	F_{ERROR} ^{5,6}				-0.05	LSB
Ratiometric Temperature Coefficient	T_{CV}	Wiper set at mid-scale			2	ppm/°C
Bandwidth	BW	Wiper set at mid-scale, $C_{LOAD} = 10\text{ pF}$			350	kHz
Wiper Settling Time	T_{SW}				0.2	μs
Total Harmonic Distortion	THD	$V_H = 1\text{ V}_{RMS}$ at 1 kHz, measurement at W			0.006	%

Rheostat Mode ($V_H = V_{DD}$, $V_W = \text{Not Loaded}$)

Rheostat-mode Integral Non-linearity	RINL ^{7,8}				± 0.1	LSB
Rheostat-mode Differential Non-linearity	RDNL ^{8,9}				± 0.1	LSB
Rheostat-mode Zero Scale Error	R_{OFFSET} ^{10,11}				0.1	LSB

¹ $INL = (V_{MEAS[code\ x]} - V_{MEAS[code\ 0]}) / LSB - [code\ x]$

² $LSB = (V_{MEAS[code\ 127]} - V_{MEAS[code\ 0]}) / 127$

³ $DNL = (V_{MEAS[code\ x]} - V_{MEAS[code\ x-1]}) / LSB - 1$

⁴ $Z_{ERROR} = V_{MEAS[code\ 0]} / IDEAL_LSB$

⁵ $IDEAL_LSB = V_H / 127$

⁶ $F_{ERROR} = (V_{MEAS[code\ 127]} - V_H) / IDEAL_LSB$

⁷ $RINL = (R_{MEAS[code\ x]} - R_{MEAS[code\ 0]}) / RLSB - [code\ x]$

⁸ $RLSB = (R_{MEAS[code\ 127]} - R_{MEAS[code\ 0]}) / 127$

⁹ $RDNL = (R_{MEAS[code\ x]} - R_{MEAS[code\ x-1]}) / RLSB - 1$

¹⁰ $R_{OFFSET} = R_{MEAS[code\ 0]} / IDEAL_RLSB$

¹¹ $IDEAL_RLSB = R_{TOT} / 127$

Timing Requirements

		Min	Max	Unit
Standard Mode				
I ² C Clock Frequency	F _{scl}	0	100	kHz
I ² C Clock High Time	T _{sch}	4		μs
I ² C Clock Low Time	T _{scl}	4.7		μs
I ² C Spike Time	T _{sp}	0	50	ns
I ² C Serial Data Setup Time	T _{sds}	250		ns
I ² C Serial Data Hold Time	T _{sdh}	0		ns
I ² C Input Rise Time	T _{icr}		1000	ns
I ² C Input Fall Time	T _{icf}		300	ns
I ² C Output Fall Time, 10 pF to 400 pF Bus	T _{ocf}		300	ns
I ² C Bus Free Time between Stop and Start	T _{buf}	4.7		μs
I ² C Start or Repeater Start Condition Setup Time	T _{sts}	4.7		μs
I ² C Start or Repeater Start Condition Hold Time	T _{sth}	4		μs
I ² C Stop Condition Setup Time	T _{sps}	4		μs
Valid Data Time, SCL Low to SDA Output Valid	T _{vd}		1	μs
Valid Data Time of ACK Condition, ACK Signal from SCL Low to SDA (out) Low	T _{vd(ack)}		1	μs
Fast Mode				
I ² C Clock Frequency	F _{scl}	0	400	kHz
I ² C Clock High Time	T _{sch}	0.6		μs
I ² C Clock Low Time	T _{scl}	1.3		μs
I ² C Spike Time	T _{sp}	0	50	ns
I ² C Serial Data Setup Time	T _{sds}	100		ns
I ² C Serial Data Hold Time	T _{sdh}	0		ns
I ² C Input Rise Time	T _{icr}	20	300	ns
I ² C Input Fall Time	T _{icf}	20 x (V _{DD} / 5.5)	300	ns
I ² C Output Fall Time, 10 pF to 400 pF Bus	T _{ocf}	(V _{DD} / 5.5) x 20	300	ns
I ² C Bus Free Time between Stop and Start	T _{buf}	1.3		μs
I ² C Start or Repeater Start Condition Setup Time	T _{sts}	1.3		μs
I ² C Start or Repeater Start Condition Hold Time	T _{sth}	0.6		μs
I ² C Stop Condition Setup Time	T _{sps}	0.6		μs
Valid Data Time, SCL Low to SDA Output Valid	T _{vd}		1	μs
Valid Data Time of ACK Condition, ACK Signal from SCL Low to SDA (out) Low	T _{vd(ack)}		1	μs

Typical Performance Characteristics

Unless otherwise stated, $T_A = 25\text{ }^\circ\text{C}$, $V_{DD} = 5.0\text{ V}$.




Figure 10. Rheostat-INL vs. Code (10 k Ω)




Figure 11. Potentio-INL vs. Code (10 k Ω)




Figure 12. Rheostat-DNL vs. Code (10 k Ω)




Figure 13. Potentio-DNL vs. Code (10 k Ω)

Serial Interface

Communications from the controller to the TPL0401A/B digital potentiometers is by using the I²C serial interface.

Write Operation

To write on the I²C bus, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/W bit) set to 0, which signifies a write. After the slave responds with an acknowledge, the master then sends the register address byte which is 0x00. The slave acknowledges again, letting the master know that it is ready. After this, the master starts sending the register data (LSB 7 bits are used) to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition.

Start	Slave Address(01x1110)	0	ACK	Register Address (00000000)	ACK	Data	ACK	Stop
-------	------------------------	---	-----	-----------------------------	-----	------	-----	------

Figure 14. I²C Interface 3-Byte Write

Read Operation

Reading from a slave is very similar to writing, but requires some additional steps. In order to read from a slave, the master must first instruct the slave with the register address it wishes to read from. This is done by the master starting off the transmission in a similar fashion as the write, by sending the address with the R/W bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the slave acknowledges this register address, the master sends a START (or repeat START) condition again, followed by the slave address with the R/W bit set to 1 (Signifying a read). This time, the slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. The master continues to send out the clock pulses, for each byte of data that it wishes to receive. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data.

When the master has received the number of bytes it was expecting (or needs to stop communication), it should send a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition.

Start	Slave Address(01x1110)	0	ACK	Register Address (00000000)	ACK	reStart	Slave Address(01x1110)	1	ACK	Data Back	noACK	Stop
-------	------------------------	---	-----	-----------------------------	-----	---------	------------------------	---	-----	-----------	-------	------

Figure 15. I²C Interface Read

It is also possible to read the register data back with 2 bytes, as shown below.

Start	Slave Address(01x1110)	1	ACK	Data Back	noACK	Stop
-------	------------------------	---	-----	-----------	-------	------

Figure 16. I²C Interface 2-Byte Read (Short Mode)

Programming the Variable Resistor

Rheostat Operation—±20% Resistor Tolerance

When the TPL0401A/B operates in rheostat mode, only two terminals are used as a variable resistor.

The nominal resistance between Terminal H (internally) and Terminal L, R_{HL} , is 10 k Ω or 100 k Ω , and has 128 tap points accessed by the wiper terminal. The 7-bit data in the RDAC latch is decoded to select one of the 128 possible wiper settings. The general equation for determining the digitally programmed output resistance between Terminal W and Terminal L is

$$R_{WL}(D) = \frac{D}{128} \times R_{HL} + R_W \text{ From } 0x00 \text{ to } 0x7F$$

where:

- D is the decimal equivalent of the binary code in the 7-bit RDAC register.
- R_{HL} is the end to end resistance.
- R_W is the wiper resistance.

Outline Dimensions




Figure 17. 6-lead SC70 Package Dimensions Shown in Millimeters



Ordering Guide

Model	Orderable Device	Marking (NN: Date Code)	End-to-End Resistance (Ω)	I ² C Address	Package	External Package
TLP0401	TPL0401A-10DCKR	01NN	10k	0101110	SC70-6	7" Reel
	TPL0401B-10DCKR	02NN	10k	0111110		
	TPL0401A-100DCKR	05NN	100k	0101110		
	TPL0401B-100DCKR	06NN	100k	0111110		
TLP0402	TPL0402A-10DCKR	03NN	10k	0101110		
	TPL0402B-10DCKR	04NN	10k	0111110		
	TPL0402A-100DCKR	07NN	100k	0101110		
	TPL0402B-100DCKR	08NN	100k	0111110		