

PE42424

Document Category: Product Specification


UltraCMOS® SPDT RF Switch, 100 MHz–8.5 GHz



Features

- 802.11 a/b/g/n/ac/ax, Wi-Fi® 6E and ultra-wideband (UWB) support
- Exceptional isolation:
 - 48 dB @ 2.4 GHz
 - 35 dB @ 5.8 GHz
- Fast switching:
 - 145 ns switching time
 - 125 kHz switching rate
- High power handling:
 - 39 dBm pulsed
 - 30 dBm CW
- High linearity across supply range:
 - IIP3: 61 dBm
 - IIP2: 125 dBm
- 1.8V control logic compatible
- Operating temperature: 105 °C
- ESD performance: 2500V HBM on RF pins to GND
- Package: 6-lead 1.5 × 1.5 mm DFN

Figure 1 ■ PE42424 functional diagram



DOC-02108

Product description

The PE42424 is a HaRP™ technology-enhanced reflective 50Ω SPDT RF switch designed for use in high power and high performance WLAN 802.11 a/b/g/n/ac/ax and Wi-Fi 6E applications such as carrier and enterprise Wi-Fi products and UWB applications supporting bandwidths up to 8.5 GHz.

This switch features exceptional port-to-port isolation, fast switching speed, and high power handling, all in a compact 1.5 × 1.5 mm package. PE42424 also features high linearity that remains invariant over the full power supply range. In addition, this device has robust ESD and temperature performance and does not require blocking capacitors or any external matching components.

The PE42424 is manufactured on pSemi's UltraCMOS® process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate.

pSemi's HaRP technology enhancements deliver high linearity and excellent harmonics performance. It is an innovative feature of the UltraCMOS process, offering the performance of GaAs with the economy and integration of conventional CMOS.

Absolute maximum ratings

Exceeding the absolute maximum ratings listed in **Table 1** could cause permanent damage. Restrict operation to the limits in **Table 2**. Operation between the operating range maximum and the absolute maximum for extended periods could reduce reliability.

ESD precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, do not exceed the rating specified in **Table 1**.

Latch-up immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to latch-up.

Table 1 ■ PE42424 absolute maximum ratings

Parameter or condition	Symbol	Min	Max	Unit
Supply voltage	V_{DD}	-0.3	5.5	V
Digital input (V1)	V_{CTRL}	-0.3	3.6	V
RF input power, 100–6000 MHz	$P_{MAX,ABS}$	-	41	dBm
RF input power, 6000–8500 MHz	$P_{MAX,ABS}$	-	40	dBm
Storage temperature range	T_{ST}	-65	150	°C
ESD voltage HBM: ⁽¹⁾ All pins RF pins to GND	$V_{ESD,HBM}$	-	1000 2500	V
ESD voltage CDM, all pins ⁽²⁾	$V_{ESD,MM}$	-	1000	V
Notes: 1) Human body model (MIL-STD 883 Method 3015) 2) Charged device model (JEDEC JESD22-C101)				

Recommended operating conditions

Table 2 lists the PE42424 recommended operating conditions. Do not operate devices outside the operating conditions listed below.

Table 2 ▪ PE42424 recommended operating conditions

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{DD}	2.3	3.3	5.5	V
Supply current	I_{DD}	-	130 ⁽¹⁾ 200 ⁽²⁾	200 300	μ A
Digital input high (V1)	V_{IH}	1.4	-	3.6	V
Digital input low(V1)	V_{IL}	-0.3	-	0.6	V
RF input power, CW, 100-6000 MHz	$P_{MAX,CW}$	-	-	30	dBm
RF input power, CW, 6000-8500 MHz	$P_{MAX,CW}$	-	-	29	dBm
RF input power, pulsed, 100-6000 MHz ⁽³⁾	$P_{MAX,PULSED}$	-	-	39	dBm
RF input power, pulsed, 6000-8500 MHz ⁽³⁾	$P_{MAX,PULSED}$	-	-	38	dBm
Operating temperature range	T_{OP}	-40	25	105	°C
Notes: 1) $V_{IH} > 1.7V$ 2) $1.4V < V_{IH} < 1.7V$ 3) Pulsed, 5% duty cycle of 4620- μ s period, 50 Ω					

Electrical specifications

Table 3 lists the PE42424 key electrical specifications @ 25°C, $V_{DD} = 3.3V$, ($Z_L = Z_S = 50\Omega$) unless otherwise specified, unless otherwise specified.

Table 3 ■ PE42424 electrical specifications

Parameter	Symbol	Path	Condition	Min	Typ	Max	Unit
Operating frequency	–	–	–	0.1	–	8.5	GHz
Insertion loss	IL	RFC-RFx	0.1–2.5 GHz 2.5–5.825 GHz 5.825–6.0 GHz 6.0–8.5 GHz	–	0.8 0.9 0.95 1.08	0.95 1.15 1.2 1.6	dB
Isolation	ISO	RFC-RFx	0.1–2.5 GHz 2.5–5.825 GHz 5.825–6.0 GHz 6.0–8.5 GHz	45 33 33 27	47 35 34 29	–	dB
		Rfx-RFx	0.1–2.5 GHz 2.5–5.825 GHz 5.825–6.0 GHz 6.0–8.5 GHz	37 29 29 24	39 30 30 26	–	dB
Return loss (common and active port)	RL	Rfx	0.1–6.0 GHz 6.0–8.5 GHz	–	21 21	–	dB
Input 1dB compression point ⁽¹⁾	P1dB	RFC-RFx	6.0 GHz 6.0–8.5 GHz	–	41 40	–	dBm
Third order input intercept point ⁽²⁾	IIP3	RFC-RFx	1900 MHz	–	60	–	dBm
Third harmonic	3fo	RFC-RFx	$P_{IN} = +30$ dBm @ 1900 MHz	–	74	–	dBc
Second order input intercept point ⁽²⁾	IIP2	RFC-RFx	1900 MHz	–	125	–	dBm
Second harmonic	2fo	RFC-RFx	$P_{IN} = +30$ dBm @ 1900 MHz	–	85	–	dBc
Switching time	T_{SW}	–	50% CTRL to 90% or 10% of final value	–	145	230	ns

Notes:

- 1) The input P1dB compression point is a linearity figure of merit. For the operating RF input power (50Ω), see Table 2.
- 2) The input intercept point remains invariant over the full supply range as defined in Table 3.

Switching capability

The PE42424 has a maximum 125 kHz switching rate with a control pin input capacitance of 2 pF. The switching rate describes the time duration between switching events.

The switching time is the time duration between the point that the control signal reaches 50% of the final value and the point that the output signal reaches within 10% or 90% of its target value.

Spurious performance

The PE42424 typical spurious performance is –126 dBm.

Control logic truth table

Table 4 lists the PE42424 control logic truth table.

Table 4 • PE42424 truth table

V1	RFC–RF1	RFC–RF2
0	OFF	ON
1	ON	OFF

Typical performance data

Figure 2–Figure 10 show the typical performance data at 25 °C and $V_{DD} = 3.3V$, unless otherwise specified.

Figure 2 ■ Insertion loss (RFC–RFx)




Figure 3 ■ Insertion loss vs. temperature (RFC–RFx)




Figure 4 ■ Insertion loss vs. V_{DD} (RFC–RFx)




Figure 5 ■ Return loss vs. temperature (RFC–RFx)




Figure 6 ■ Return loss vs. V_{DD} (RFC–RFx)




Figure 7 ■ Isolation vs. temperature (RFC–RFx)




Figure 8 ■ Isolation vs. V_{DD} (RFC–RFx)




Figure 9 ■ Isolation vs. temperature (RFx–RFx)





Figure 10 ■ Isolation vs. V_{DD} (RFx–RFx)



Pin information

Figure 11 shows the PE42424 pin map for the 6-lead 1.5 × 1.5 mm DFN package, and Table 5 lists the description for each pin.

Figure 11 ▪ Pin configuration, top view




Table 5 ▪ PE42424 pin descriptions

Pin no.	Pin name	Description
1	V1	Digital control logic input 1
2	RFC ^(*)	RF common
3	VDD	Supply voltage (nominal 3.3V)
4	RF2 ^(*)	RF port 2
5	GND	Ground
6	RF1 ^(*)	RF port 1
Pad	GND	Ground

Note: * RF pins 2, 4, and 6 must be at 0 VDC. These RF pins do not require DC blocking capacitors for proper operation if the 0 VDC requirement is met.


Evaluation kit

pSemi designed the SPDT switch evaluation board to ease your evaluation of the PE42424 RF switch. The RF common port connects to the device through a 50Ω transmission line via SMA connector J3. The RF1 and RF2 ports connect to the device through 50Ω transmission lines via SMA connectors J1 and J2, respectively. A transmission line has been included on the reverse side of the PCB, accessible via SMA connectors J4 and J5. This transmission line provides an equivalent length to de-embed PCB trace losses. DC and digital inputs are provided to the device via J6.

This PCB is constructed of a four metal layer material with total thickness of 62 mils. The top and bottom RF layers are Rogers RO4003 material with an 8 mil RF core. The middle layers provide ground for the RF transmission lines. The transmission lines were designed using a coplanar waveguide with ground plane model using a trace width of 16 mils and 10 mil trace gap, with 2.1 mils of metal thickness.

To realize the true performance of the PE42424, design your PCB so that the RF transmission lines and sensitive DC I/O traces are heavily isolated from one another.


Figure 12 ■ PE42424 evaluation board layout



PRT-40105

Evaluation board schematic

Figure 13 ■ PE42424 evaluation board schematic



DOC-441265

Packaging information


This section provides packaging data including the moisture sensitivity level, package drawing, package marking and tape-and-reel information.

Moisture sensitivity level

The PE42424 moisture sensitivity level rating for the 6-lead 1.5 × 1.5 mm DFN package is MSL1.

Package drawing

Figure 14 ■ Package mechanical drawing for the 6-lead 1.5 × 1.5 mm DFN package



DOC-51810

Top-marking specification

Figure 15 ■ PE42424 package marking specification




- = Pin 1 indicator
- P = Part number code*
- ZZ = Last two characters of the assembly lot code
- Y = Last digit of year, starting from 2010
- WW = Work week

Note: * The part number marking for PE42424 is E.
DOC-51207

Tape and reel specification

Figure 16 ■ Tape and reel specifications for the 6-lead 1.5 × 1.5 mm DFN package



Notes:

- Not drawn to scale.
- Dimensions are in millimeters.
- Maximum cavity angle 5 degrees.
- Bumped die are oriented active side down.

Carrier Tape Dimension Table					
Pocket	Nominal	Tolerance	Pocket	Nominal	Tolerance
A0	1.70	+/- 0.05	D1	0.5	+ 0.5 - 0.1
B0	1.70	+/- 0.05	D0	1.5	+ 0.1
K0	0.76	+/- 0.05	E	1.75	+/- 0.1
P1	4.00	+/- 0.1	P0	4.0	+/- 0.1
W	8.00	+ 0.3 - 0.1	P2	2.0	+/- 0.05
F	3.50	+/- 0.5	T	0.25	+/- 0.02

DOC-85004

Ordering information

Table 6 lists the PE42424 order codes and shipping methods.

Table 6 ■ PE42424 order codes and shipping methods

Order code	Description	Packaging	Shipping method
PE42424A-Z	PE42424 SPDT RF switch	Green 6-lead 1.5 × 1.5 mm DFN	3000 units/T&R
EK42424-01	PE42424 evaluation kit	Evaluation kit	1/box

Document Categories

Advance Information

The product is in a formative or design stage. The datasheet contains design target specifications for product development. Specifications and features may change in any manner without notice.

Preliminary Specification

The datasheet contains preliminary data. Additional data may be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply the best possible product.

Product Specification

The datasheet contains final data. In the event pSemi decides to change the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Customer Notification Form).

Product Brief

This document contains a shortened version of the datasheet. For the full datasheet, contact sales@psemi.com.

Sales Contact

For additional information, contact Sales at sales@psemi.com.

Disclaimers

The information in this document is believed to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely at the user's own risk. No patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the pSemi product could create a situation in which personal injury or death might occur. pSemi assumes no liability for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

Patent Statement

pSemi products are protected under one or more of the following U.S. patents: patents.psemi.com

Copyright and Trademark

©2015–2026, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.