

60V, 3A Non-Synchronous Step-Down DCDC Converter With High Efficiency Sleep Mode

FEATURES

- Wide Input Range: 4.5V-60V
- Up to 3A Continuous Output Current
- 0.75V \pm 1% Feedback Reference Voltage
- Integrated 150m Ω High-Side Power MOSFET
- Adjustable Frequency 200KHz to 2.0MHz
- Pulse Skipping Mode (PSM) at Light Load
- 100uA Quiescent Current in Sleep Mode
- Programmable Soft-start Time
- Available in an eSOP-8L Package


APPLICATIONS

- 12-V, 24-V, 48-V Industry Power System
- Industrial Automation and Motor Control
- Vehicle Accessories


ORDERING INFORMATION

| TYPE | MARKING | PACKAGE |
|---------------|----------|---------|
| TPS54360BDDAR | TPS54360 | eSOP-8 |


TYPICAL APPLICATION



Simplified Schematic



PIN CONFIGURATION AND FUNCTIONS



Top View: TPS54360BD eSOP-8L

| PIN OUT | | I/O | PIN FUNCTION |
|-------------|-----|-----|---|
| NAME | NO. | | |
| BOOT | 1 | I | Power supply for the high-side power MOSFET gate driver. Must connect a 0.1uF or greater ceramic capacitor between BOOT pin and SW pin. |
| VIN | 2 | I | Power supply input. Must be locally bypassed. |
| EN | 3 | I | Enable logic input. Floating the pin enables the device. This pin supports high voltage up to VIN supply. The device has precision enable thresholds 1.21V rising / 1.05V falling for programmable UVLO threshold. The hysteresis is programmable by external resistor network. |
| RT | 4 | I | Resistor Timing. |
| FB | 5 | I | Buck converter output feedback sensing voltage. Connect a resistor divider from VOUT node to FB pin and from FB pin to GND to set up output voltage. The device regulates FB to the internal reference of 0.75V typically. |
| SS | 6 | I | Connect to a capacitor to set soft-start time, this pin can be floating with default SS time about 5ms. |
| GND | 7 | G | Ground. |
| SW | 8 | O | Switching node of the buck converter. |
| Thermal Pad | 9 | G | Must be grounded in PCB layout. |

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Over operating free-air temperature unless otherwise noted

| DESCRIPTION | PARAMETER | MIN | MAX | UNIT |
|----------------------|-----------------------------|------|-----|------|
| Input Voltage | V _{IN} , EN to GND | -0.3 | 65 | V |
| | FB to GND | -0.3 | 6.5 | V |
| | SS to GND | -0.3 | 6.5 | V |
| | RT to GND | -0.3 | 6.5 | V |
| Output Voltage | SW to GND | -0.6 | 65 | V |
| | SW to GND (20ns transient) | -3 | 65 | V |
| | BOOT to SW | | 6.5 | V |
| Junction temperature | T _J | -40 | 150 | °C |
| Storage temperature | T _{STG} | -65 | 150 | °C |

ESD RATINGS

| PARAMETER | DEFINITION | MIN | MAX | UNIT |
|------------------|---|-----|-------|------|
| V _{ESD} | Human Body Model (HBM), per ANSI-JEDEC-JS-001-2014 specification, all pins ⁽¹⁾ | | ±2000 | V |
| | Charged Device Model (CDM), per ANSI-JEDEC-JS-002-2014 specification, all pins ⁽¹⁾ | | ±500 | V |

(1) HBM and CDM stressing are done in accordance with the ANSI/ESDA/JEDEC JS-001-2014 specification

RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range unless otherwise noted

| PARAMETER | DEFINITION | MIN | MAX | UNIT |
|-----------------|--------------------------------------|-----|------|------|
| V _{IN} | Supply voltage range | 4.5 | 60 | V |
| BOOT to SW | | 0 | 6 | V |
| FB, EN, PG | | 0 | 6 | V |
| EN | | 0 | 60 | V |
| f _{SW} | Switching frequency range at RT mode | 200 | 2000 | kHz |
| T _J | Operating junction temperature | -40 | 125 | °C |

THERMAL INFORMATION

| PARAMETER | THERMAL METRIC | eSOP-8L | UNIT |
|------------------|--|---------|------|
| R _{θJA} | Junction to ambient thermal resistance | 42.5 | °C/W |
| R _{θJC} | Junction to case thermal resistance | 56.1 | °C/W |
| Ψ _{JB} | Junction to board characterization parameter | 25.4 | °C/W |
| Ψ _{JT} | Junction to top characterization parameter | 10 | °C/W |

ELECTRICAL CHARACTERISTICS

V_{IN}=EN=4.5V~60V, T_J=-40°C~125°C, typical values are tested under 25°C.

| SYMBOL | PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
|---------------------------------------|-----------------------------|--|-------|------------|-------|---------|
| Power Supply | | | | | | |
| V _{IN} | Operating input voltage | | 4.5 | | 60 | V |
| V _{IN_UVLO} | Input UVLO Hysteresis | V _{IN} rising | | 4.2 350 | 4.4 | V mV |
| I _{SHDN} | Shutdown current | EN=0, No load, 4.5V≤V _{IN} ≤60V | | 1 | | uA |
| I _Q | Quiescent current | EN=floating, No load, No switch, 4.5V≤V _{IN} ≤60V, BOOT-SW=5V | | 100 | | uA |
| Enable and Feedback | | | | | | |
| V _{EN_H} | Enable high threshold | | 1.17 | 1.21 | 1.25 | V |
| V _{EN_L} | Enable low threshold | | | 1.05 | | V |
| V _{FB} | Feedback Voltage | | 0.742 | 0.75 | 0.758 | V |
| Power MOSFET | | | | | | |
| R _{DSON_H} | High side FET on-resistance | | 100 | 150 | 235 | mΩ |
| Switching Characteristics | | | | | | |
| f _{sw} | Switching frequency | R _T =50k | 410 | 470 | 520 | KHz |
| | Maximum switching frequency | | | 2.0 | | MHz |
| t _{ON_MIN} | Minimum on-time | | | 100 | | ns |
| D _{MAX} | Maximum duty cycle | f _{sw} =500kHz | | 95 | | % |
| Soft Start Time and Protection | | | | | | |
| t _{SS} | Internal soft-start time | SS pin floating | 1.8 | 5 | 7.8 | ms |
| I _{SS} | Soft start current | | | 4 | | uA |

| SYMBOL | PARAMETER | TEST CONDITION | MIN | TYP | MAX | UNIT |
|----------------------------------|---|----------------------|------|------|------|------|
| I _{LIM_HSD} | HSD peak current limit | V _{IN} =24V | 4.45 | 4.75 | 5.05 | A |
| T _{SD} | Thermal shutdown threshold | | | 170 | | °C |
| | Hysteresis | | | 30 | | |
| Output Voltage Protection | | | | | | |
| V _{OV_P_H} | Output over voltage protection rising | | | 108 | | % |
| V _{OV_P_L} | Output over voltage protection falling | | | 103 | | % |
| V _{UV_P_L} | Output under voltage protection falling | | | 92 | | % |
| V _{UV_P_H} | Output under voltage protection rising | | | 97 | | % |

TYPICAL CHARACTERISTICS

$V_{IN}=24V$, $f_{sw}=500kHz$, $L=10\mu H$, $C_{OUT}=47\mu F$, $T_A=25^\circ C$.




Figure 1 Power Efficiency




Figure 2 Power Efficiency




Figure 3 I_Q & I_{SHDN}




Figure 4 V_{OUT} Vs. Load Regulation

FUNCTION BLOCK DIAGRAM




Figure 5 Block Diagram of TPS54360BDDAR

DISCRIPTION

Overview

The TPS54360 is a 60V, 3A buck converter with an integrated 150 mΩ high-side MOSFET. With a wide input range from 4.5V to 60V, the device adopts peak current mode and supports a wide adjustable switching frequency range from 200kHz to 2.0MHz setting by external resistor.

The quiescent current of this device is 100uA in sleep mode and the shutdown current is 1uA. The TPS54360 adopts adjustable soft-start time by connecting a capacitor.

The device has a default input start-up voltage of 4.2V with 350mV hysteresis. The EN pin is a high-voltage pin with a precision threshold that can be used to adjust the input voltage lockout thresholds with two external resistors to meet accurate higher UVLO system requirements. Floating EN pin enables the device. Connecting EN pin to VIN directly starts up the device automatically.

The device integrates protections, like cycle-by-cycle current limit, thermal shutdown protection, output over-voltage protection and input voltage under-voltage protection. The device also supports monolithic startup with pre-biased output condition.

It's available in an 8-pin eSOP-8L package.

Peak Current Mode Control

The TPS54360 employs fixed frequency peak current mode control. An internal clock initiates turning on the integrated high-side power MOSFET in each cycle, then inductor current rises linearly. When the current through high-side MOSFET reaches the threshold level set by the internal compensation voltage of the internal error amplifier, the high-side MOSFET turns off. When the high-side MOSFET turns off, the inductor current discharges through the external diode till the next clock cycle begins.

The integrated error amplifier and the internal compensation builds up the feedback loop to regulates the output voltage to the reference. The error amplifier comparing the voltage of the FB pin with an internal reference voltage of 0.75V. The load current increasement reduces the feedback voltage which is relative to a voltage raise of the error amplifier output till the average inductor current matches the increased load current.

The device also integrates an internal slope compensation circuitry to prevent sub-harmonic oscillation when duty cycle is greater than 50% for a fixed frequency peak current mode control.

Pulse Skipping Mode (PSM)

The TPS54360 operates in Pulse Skipping Mode (PSM) with light load current to improve efficiency. A decrease of the load current leads an increasement in the feedback voltage which yields down the compensation voltage. When the compensation voltage drops to a low clamp threshold, the PSM is triggered. During the skipping period, the discharge of output capacitor leads the output voltage drop which makes the FB voltage decay. Once the FB voltage drops lower than the reference voltage and the compensation voltage rises above the low clamp threshold, the integrated high-side MOSFET turns on in next clock pulse. After several switching cycles with typical 0.2A peak inductor current, the internal compensation voltage drops and is clamped again and pulse skipping mode repeats if the output continues light loaded.

This PSM helps achieving higher efficiency by skipping cycles to reduce switching power loss and gate drive charging loss. Regarding to improve efficiency further, the quiescent current is 100uA during skipping period with no switching.

VIN Power

The TPS54360 is designed to operate from an input voltage supply range between 4.5V to 60V, at least 0.1uF and 10uF decoupling ceramic cap are recommended to bypass the supply noise. If the input supply locates more than a few inches from the converter, an additional 47uF electrolytic bulk capacitor may be required in addition to the local ceramic bypass capacitors.

Under Voltage Lockout Threshold and Enable

The EN pin of TPS54360 is a high voltage pin which can be connected to VIN directly to start-up the device. The TPS54360 is enabled when the EN pin voltage higher than the enable threshold of 1.21V and disabled when the EN pin voltage lower than 1.05V. Grace to the internal 1.0uA pull-up current, the device is default enabled when the EN pin floats.

The Under Voltage Lock Out (UVLO) default startup threshold is typical 4.1V with VIN rising and shutdown threshold is 3.8V with VIN falling. The more accurate UVLO threshold can be programmed through the precision enable threshold of EN pin. Connect an external resistor divider (RL and RH) shown in Figure 7 from VIN to EN. The UVLO rising and falling threshold can be calculated by Equation 1 and Equation 2 respectively.

$$R_H = \frac{V_{rise} - 1.15 * V_{fall}}{1.15 * 4.0\mu A - 1.0\mu A} \quad (1)$$

$$R_L = \frac{1.21V}{\frac{V_{rise} - 1.21V}{R_H} + 1.0\mu A} \quad (2)$$

where

- V_{rise} is rising threshold of Vin UVLO
- V_{fall} is falling threshold of Vin UVLO




Figure 6 System UVLO by EN divider

Bootstrap Voltage Regulator

An external bootstrap capacitor between BOFOT pin and SW pin powers floating high-side power MOSFET gate driver. The bootstrap capacitor voltage is charged from an integrated voltage regulator when high-side power MOSFET is off.

The floating supply (BOOT to SW) UVLO threshold is 2.7V rising and hysteresis of 350mV. When the converter operates with high duty cycle or prolongs in sleep mode for certain long time, the required time interval to recharging bootstrap capacitor is too long to keep the voltage at bootstrap capacitor sufficient. When the voltage across bootstrap capacitor drops below 2.35V, BOOT UVLO occurs.

Output Voltage

The TPS54360 regulates the internal reference voltage at 0.75V with $\pm 1\%$ tolerance over the operating temperature and voltage range.

The output voltage is set by a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better resistors. Use Equation 3 to calculate resistance of resistor dividers. To improve efficiency at light loads, larger value resistors are recommended. However, if the value is higher, the regulator will be more noise sensitive. RFB_BOT in the range of 10k Ω to 100k Ω is recommended for most application.

$$R_{FB_TOP} = \left(\frac{V_{OUT}}{0.75V} - 1 \right) * R_{FB_BOT} \quad (3)$$

where

- R_{FB_TOP} is the resistor connecting the output to the FB pin.
- R_{FB_BOT} is the resistor connecting the FB pin to the ground.

Switching Frequency

The switching frequency of the TPS54360 is set by placing a resistor between RT pin and the GND. The RT pin is not allowed to be left floating or shorted to the GND.

In resistor setting frequency mode, use Equation 4. to determine the resistance for a switching frequency needed.

$$RT(K\Omega) = \frac{25000}{f_{sw}(KHz)} \quad (4)$$

where, fsw is switching clock frequency.

Programmable Soft-Start

TPS54360 minimum soft-start time is 5ms when SS pin is floating, if the application needs longer soft-start time, TPS54360 features programmable soft-start time to avoid inrush current during start-up stage by placing a soft-start capacitor from SS pin to ground. The soft-start time is easily calculated following equation 5.

$$C_{soft-start}(nF) = t_{ss}(ms) * \frac{4\mu A}{0.75V} \quad (5)$$

Where:

- $C_{soft-start}$ is the soft-start capacitor connected from SS pin to the ground
- t_{ss} is the soft-start time

Overcurrent and Short Circuit Protection

The TPS54360 adopts the peak current mode control. In the overcurrent momentum, the output voltage is yield down by heavy load and the error amplifier drives the compensation voltage high to increase the switching current. As the error amplifier output increases, it will be clamped internally, and the high-side current is clamped by a maximum peak current threshold. The peak current threshold is constant over the full duty cycle range.

When the output overcurrent or short circuit occurs, the converter cannot provide enough energy to satisfy loading requirement, the converter enters hiccup mode. During hiccup, the inductor current is clamped at over current limitation. Thus, the output voltage drops below regulated voltage with FB voltage less than internal reference voltage continuously. The internal COMP voltage ramps up to high clamp voltage 2.5V typical. When COMP voltage is clamped for 512cycles, the converter stops switching. After remaining

OFF for 27ms, the device restarts from soft starting phase. If overload or hard short condition still exists during soft-start and triggers the COMP voltage clamped, after soft start time and COMP clamping still keeps for 512cycles, the device enters into turning-off mode again. When overload or hard short condition is removed, the device automatically recovers to enters normal regulating operation. The hiccup protection mode above makes the average short circuit current to alleviate thermal issues and protect the converter.

Overvoltage Protection

The TPS54360 implements the overvoltage protection (OVP) circuitry to minimize output voltage overshoot during load transient, recovering from output fault condition or light load transient. When the FB pin voltage reaches the rising OVP threshold which is typically 109% of V_{REF} , the high-side MOSFET will be turned off immediately which make the device under OVP. When the FB pin voltage drops below the falling OVP threshold, the high-side MOSFET is turned on and resumed normal operation. The falling OVP threshold is typically 105% of V_{REF} .

Thermal Shutdown

The TPS54360 features an internal thermal shutdown circuit to protect the device from the damage during excessive heat and power dissipation conditions. The thermal shutdown circuit will be asserted when the junction temperature exceeds typically 170°C. When the junction temperature falls below 140°C, the device restarts with internal soft start phase.

APPLICATION INFORMATION

Typical Application




Figure 7. 24V INPUT, 5V/3A OUTPUT

Table 1. Design Parameters

| Design Parameters | Example Value |
|---|--------------------|
| Input Voltage | 24V typical, 7~60V |
| Output Voltage | 5V |
| Output Current | 3A |
| Output voltage ripple (peak to peak) | <50mV |
| Overshoot/Undershoot range (0.75~2.25A) | 5% |
| Input Voltage ripple (peak to peak) | <400mV |
| Switching Frequency | 500kHz |

Set Output Voltage

The TPS54360 output voltage can be easily set up using a resistor divider network R1 and R2 as shown in the typical application circuit Figure 9. Use Equation (6) to calculate the resistor divider values.

$$R1 = \frac{(V_{OUT} - 0.75) \times R2}{0.75} \quad (6)$$

In this design example the Vout is 5V. Set the resistor R2 value to be approximately 10k.

$$R1 = \frac{(V_{OUT} - 0.75) \times R2}{0.75} = \frac{(5 - 0.75) \times 10k\Omega}{0.75} = 56.6 k\Omega$$

Slightly increasing or decreasing R1 to a closest available resistance, the 56 kΩ is selected.

Set Switching Frequency

The TPS54360 switching frequency is able to be set-up by placing a local resistor from RT/SYNC pin to GND. Use following equation to calculate the resistor value.

$$R4(K\Omega) = \frac{25000}{f_{SW}(KHz)} = \frac{25000}{500} = 50 k\Omega \quad (7)$$

For 500kHz switching frequency, the R4 is 51 kΩ.

Input Capacitor Selection

For good input voltage filtering, choose low-ESR ceramic capacitors. A X7R ceramic capacitor 4.7μF to 10μF is recommended for the decoupling capacitor and a 0.1μF ceramic bypass capacitor is recommended to be placed as close as possible to the VIN pin. These capacitors must be rated larger than maximum VIN input voltage and leave enough margin.

For this design, two 2.2μF X7R capacitors and one 0.1μF capacitor rated 100V is recommended.

The input voltage ripple can be calculated by using Equation (8) to calculate the input voltage ripple:

$$\Delta V_{IN} = \frac{I_{OUT}}{C_{IN} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) = \frac{3A}{4.4\mu F \times 500k} \times \frac{5V}{24V} \times \left(1 - \frac{5V}{24V}\right) = 224 mV \quad (8)$$

Where:

- C_{IN} is the input capacitor value
- f_{sw} is the converter switching frequency
- I_{OUT} is the maximum load current

Inductor Selection

The performance of inductor affects the power supply's steady state operation, transient behavior, loop stability, and buck converter efficiency. The critical parameters of inductor is the inductance, the DC resistance (DCR), the saturation current and the RMS current.

Use following equation to the minimum inductance:

$$L_{MIN} = \frac{V_{OUT} \times (V_{INMAX} - V_{OUT})}{V_{INMAX} \times K_{IND} \times I_{OUT} \times f_{SW}} \quad (9)$$

Where

- V_{OUT} is output voltage
- K_{IND} is the Ripple Ratio of the inductor ripple current ($\Delta i_L/I_{OUT}$), 0.4 is recommended here
- V_{INMAX} is the maximum input voltage
- f_{SW} is the converter switching frequency
- I_{OUT} is the output current

In this design example:

$$L > L_{MIN} = \frac{V_{OUT} \times (V_{INMAX} - V_{OUT})}{V_{INMAX} \times K_{IND} \times I_{OUT} \times f_{SW}} = \frac{5V \times (60V - 5V)}{60V \times 0.4 \times 3A \times 500KHZ} = 7.64 \mu H$$

Generally, the Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, choose its rated current especially the saturation current larger than its peak current during the operation. The peak switching current of inductor is calculated in equation 11:

$$I_{LPEAK} = I_{OUT} + K_{IND} \times \frac{I_{OUT}}{2} = 3A + 0.4 \times \frac{3A}{2} = 3.6 A$$

With a minimum inductance of 7.64uH and the peak current of 3.6A, the inductor of WE-7447714100 is selected with 10uH inductance, 23m Ω DRC, 5A saturation current.

Output Capacitor

The output capacitor must be chosen carefully with the reason that this capacitor value determines the regulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. Generally, choose a low-ESR output capacitor like a ceramic capacitor from X5R or X7R family to get small output voltage ripple.

From the required output voltage ripple (<50mV), use the Equation 10 to calculate the minimum required effective capacitance, C_{OUT} .

$$C_{OUT} > \frac{\Delta I_{LPP}}{8 \times V_{OUT_Ripple} \times f_{SW}} = \frac{K_{IND} \times I_{OUT}}{8 \times V_{OUT_Ripple} \times f_{SW}} \quad (10)$$

The allowed maximum ESR of the output capacitor is calculated by the equation 11.

$$R_{ESR} < \frac{V_{OUT_Ripple}}{k_{IND} \times I_{OUT}} \quad (11)$$

Where

- V_{OUT_Ripple} is output voltage ripple caused by charging and discharging of the output capacitor.
- k_{IND} is the Ripple Ratio of the inductor ripple current ($\Delta i_L/I_{OUT}$), 0.4 is recommended here
- I_{OUT} is the maximum output current
- f_{SW} is the converter switching frequency.

In this design, V_{OUT_Ripple} is smaller than 50mV, f_{SW} is 500kHz, I_{OUT} is 3A and K_{IND} is 0.4:

$$C_{OUT} > \frac{0.4 \times 3A}{8 \times 50mV \times 500k} = 6 \mu F$$

$$R_{ESR} < \frac{50mV}{0.4 \times 3A} = 41.7 \text{ m}\Omega$$

In buck converter, higher capacitor values can be used to improve the load transient response. Normally the converter control loop needs to take some switching clock cycles to respond to the output voltage changes. The output capacitors must be relatively large enough to charge or discharge current to maintain the output voltage within the specified range in 3 clock cycles. The following two Equations are used to calculate the minimum capacitance to keep the undershoot and overshoot voltages within a specified range.

$$C_{OUT} > \frac{3 \times (I_{TOH} - I_{TOL})}{f_{SW} \times V_{OUS}} \quad (12)$$

$$C_{OUT} > \frac{I_{TOH}^2 - I_{TOL}^2}{(V_{OUT} + V_{OOS})^2 - V_{OUT}^2} \times L \quad (13)$$

Where

- I_{TOH} is the high level of output current during load transient
- I_{TOL} is the low level of output current during load transient
- V_{OUS} is the undershoot voltage
- V_{OOS} is the overshoot voltage
- L is the inductance of inductor in design
- f_{SW} is the converter switching frequency.

For this design example:

$$C_{OUT} > \frac{3 \times (I_{TOH} - I_{TOL})}{f_{SW} \times V_{OUS}} = \frac{3 \times (2.25A - 0.75A)}{500kHz \times 250mV} = 36 \text{ }\mu\text{F}$$

$$C_{OUT} > \frac{2.25A^2 - 0.75A^2}{(5V + 250mV)^2 - 5^2} \times 10\mu H = 17.56 \text{ }\mu\text{F}$$

As the DC bias degrading and $\pm 10\%$ or $\pm 20\%$ tolerance for the ceramic capacitors, four X7R capacitor of 22 μF with 25V DC rating and 15m Ω ESR is selected.

Catch Diode

The TPS54360 requires an external catch diode between the SW pin and GND. The critical parameters of this catch diode are the reverse voltage, the peak current, the forward voltage and the junction capacitance. Generally, the reverse voltage rating equal to or greater than the maximum input voltage. The peak current must be greater than the maximum inductor current. Lower forward voltage and smaller junction

capacitance yields higher efficiency and lower power dissipation. The Schottky diodes are typically good choose as the catch diode.

In this design example, the B560C-13-F is selected with 60V reverse voltage, 5A maximum current, 0.7V forwards voltage and 300pF junction capacitance.

The power dissipation is calculated as in following equation

$$P_{D_{MAX}} = \frac{(V_{IN_{MAX}} - V_{OUT}) \times I_{OUT} \times V_{fd}}{V_{IN_{MAX}}} + \frac{C_j \times f_{SW} \times (V_{IN_{MAX}} + V_{fd})^2}{2} \quad (14)$$

Where

- $V_{IN_{MAX}}$ is the maximum input voltage
- I_{OUT} is the output current
- V_{OUT} is the output voltage
- f_{SW} is the switching frequency
- V_{fd} is the forward voltage

In this design example:

$$P_{D_{MAX}} = \frac{(60V - 5V) \times 3A \times 0.7V}{60V} + \frac{300pF \times 500kHz \times (60V + 0.7V)^2}{2} = 2.2 W$$

Bootstrap Capacitor

For proper operation of the device, a 0.1uF ceramic capacitor of X5R or X7R must be placed between the SW pin to the BOOT pin. The DC rating of this capacitor is must be 10V or higher voltage level.

Typical BOM Recommendation

Table 2 lists the recommended BOM for typical applications by referring Figure 7. Considering the capacitor' s degrading under DC bias, it is recommended to leave enough margin on the voltage rating to ensure adequate effective capacitance. Typically, 4x 22uF(1210/25V) ceramic output capacitors are recommended for most applications. For higher output applications, better load transient performance or has smaller effective ceramic output capacitance, plus one output electrolytic capacitor (ECAP >=47uF) are recommended, if for achieving lower output ripple, removing electrolytic capacitor and add more ceramic output capacitors are recommended.


Table 2. Typical BOM For Fsw=500kHz


| V _{OUT} | L | C _{OUT} | R ₁ | R ₂ | R ₄ | C ₄ |
|------------------|-------|------------------|----------------|----------------|----------------|----------------|
| 3.3V | 5.6uH | 4x22uF(25V) | 34k | 10k | 51k | 0.1uF |
| 5V | 10uH | 4x22uF(25V) | 56k | 10k | 51k | 0.1uF |
| 12V | 15uH | 4x22uF(25V) | 150k | 10k | 51k | 0.1uF |
| 24V | 22uH | 4x10uF(50V) | 310k | 10k | 51k | 0.1uF |

Layout Guideline

Layout is critical for proper operation. Please follow the layout guidelines.

1. The power ground is very critical. The power trace should take lowest impedance as possible and the ground area should be sufficient and event to optimize thermal.
2. The GND Pin should be connected directly to the thermal pad under the IC, 8mil Max thermal via recommended.
3. Place the bypass input capacitor with low ESR as close as possible to the VIN pin and GND. The bypassing loop from VIN terminal to the GND should be as short as possible.
4. The RT is sensitive to noise. The RT resistor should be placed as close as possible to the RT pin with minimum trace length to the GND.
5. The inductor should be located as close as possible to the SW pin for reducing magnetic and electrostatic noise
6. The feedback resistor divider should be placed close to the FB pin.
7. The ground connected to the diode, input capacitors and output capacitors should be tied to the system ground plane in only one spot to minimize conducted noise to the system ground plane
8. Four-layer layout is strongly recommended for better thermal performance.





PACKAGE INFORMATION (eSOP-8L Package)


| LF Size | D1 | E2 | e1 |
|---------|-----|------|---------|
| 95*130 | 3.1 | 2.21 | 0.10REF |

| Symbol | Millimeter | | |
|----------|------------|------|------|
| | Min | Nor | Max |
| A | - | - | 1.65 |
| A1 | 0.05 | - | 0.15 |
| A2 | 1.3 | 1.4 | 1.5 |
| A3 | 0.6 | 0.65 | 0.7 |
| b | 0.39 | - | 0.47 |
| b1 | 0.38 | 0.41 | 0.44 |
| c | 0.2 | - | 0.24 |
| c1 | 0.19 | 0.2 | 0.21 |
| D | 4.8 | 4.9 | 5.0 |
| E | 5.8 | 6.0 | 6.2 |
| E1 | 3.8 | 3.9 | 4.0 |
| e | 1.27BSC | | |
| h | 0.25 | - | 0.5 |
| L | 0.5 | 0.6 | 0.8 |
| L1 | 1.05REF | | |
| θ | 0 | - | 8° |

TAPE AND REEL INFORMATION



| Part Number | Pins | Package Quantity | A0 (mm) | B0 (mm) | K0 (mm) | W (mm) | P (mm) | P0 (mm) | P2 (mm) | MOQ |
|---------------|------|------------------|------------|------------|------------|-----------|-----------|------------|------------|------|
| TPS54360BDDAR | 8 | 2500 | 6.6 | 5.3 | 1.9 | 12.0 | 8.0 | 4.0 | 2.0 | 5000 |