



STK36C61-A

Color(RGB) Sensor and Proximity Sensor with Built-in IR LED

Preliminary Datasheet

Version – 0.9

Hazardous Substance Free
RoHS / REACH Compliant

Sensortek Technology Corporation

1. OVERVIEW

Description

The STK36C61-A is an integrated color(RGB) and infrared light to digital converter with a built-in IR LED and I²C interface. This device provides not only color(RGB) light sensing to allow robust backlight/display brightness control but also infrared sensing to allow proximity estimation featured with interrupt function.

For color(RGB) sensing, the STK36C61-A incorporates a photodiode, timing controller and ADC in a single chip. The excellent spectral response is designed to be close-to human eye. The STK36C61-A is suitable for detecting a wide range of light intensity environment.

For proximity sensing, the STK36C61-A also incorporates a photodiode, timing controller and ADC in the same chip. The spectral response of STK36C61-A is optimized for wavelength 940nm infrared light. The STK36C61-A provides programmable current setting to drive IR LED and employs a noise cancellation scheme to highly reject unwanted ambient IR noise.

The STK36C61-A has excellent temperature compensation, robust on-chip refresh rate setting without external components. Software shutdown mode control is provided for power saving application. The STK36C61-A operating voltage range is 1.7V to 1.98V.

Feature

- Integrated color(RGB) sensor, proximity sensor and infrared LED in one package.

Proximity Sensor

- 16 bits resolution for proximity detection
- Built-in LED driver with flexible setting
 - LED turn-on time: 9 steps IT
 - LED current: 6.25 / 12.5 / 18.75 / 25 / 31.25 / 37.5 / 43.75 / 50 / ... / 228.75 / 225 mA
- Flexible interrupt setting
 - Several interrupt modes meet application requirements.
 - Flag modes are included.
 - Persistence: 1 / 2 / 4 / 8 times
- Low noise design
- High ambient light suppression

- 940nm LED for STK36C61-A.

Color Sensor

- Convert ambient light intensity to 16-bit digital data format.
- RGB sensor which closes to ideal human-eye response and suppress IR portion to enhance the accuracy of color temperature calculation.
- Flexible digital settings
 - Integration time: 8 steps IT
- Flexible interrupt setting
 - Interrupt while out-of-window
 - Persistence: 1 / 2 / 4 / 8 times
- Clear channel for different light source compensation.


General

- Fully digital control with I²C interface
 - 1.2~3.6V I²C interface
- Low power design
 - Standby mode
 - Wait mode
- V_{DD} wide operation voltage: 1.7~1.98V
- Excellent temperature compensation: -40 to 85°C
- Available package options: OLGA
 - STK36C61-A: 4.2 x 1.5 x 1 (mm)
- Lead-free package (RoHS compliant)
- Moisture Sensitivity Level 3


Applications

- Mobile Phone, Smart-phone, PDA

2. FUNCTION BLOCK



3. PINOUT DIAGRAM



4. PIN DESCRIPTION

Pin No.	Pin Name	Direction	Pin Function
1	VDD	PWR	Power supply: 1.7V to 1.98V.
2	SCL	I	I ² C serial clock line.
3	GND	GND	Ground. The thermal pad is also connected to the GND pin.
4	LEDA	I	Anode of the embedded IR LED, connect to power.
5	LDR	I	IR LED driver pin connecting to the cathode of the external IR LED. The sink current of the IR LED driver can be programmed through I ² C or the external resistor.
6	NC		No Connect.
7	/INT	O	Interrupt pin, LO for interrupt alarming. (Open Drain)
8	SDA	B	I ² C serial data line. (Open Drain)

Direction denotation:

Direction	denotation	Direction	denotation
O	Output	GND	Ground
I	Input	B	Bi-direction
PWR	Power	NC	No Connect

5. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Supply voltage	-0.3	1.98	V
V _{LEDA}	Voltage of LED's anode	-0.3	3.6	V
V _{LDR}	Voltage of LDR		3.6	V
T _a	Operation temperature	-40	85	°C

NOTE: All voltages are measured with respect to GND

Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
V _{DD}	Supply voltage	1.7	1.98	V
V _{LEDA}	Voltage of LED's anode	3.0	3.6	V
f _{I2C}	Clock frequency of I ² C	—	400	KHz
T _a	Operation temperature	-40	85	°C

NOTE: All voltages are measured with respect to GND

Symbol	Parameter	Max.	Unit
ESD	Electrostatic discharge protection	2 (HBM)	kV
		200 (MM)	V
		100 (Latch Up)	mA

NOTE: All voltages are measured with respect to GND

5.1 Electrical and Optical Characteristics

$V_{DD} = 1.8V$ & $V_{LED} = 2.8V$, under room temperature $25^{\circ}C$ (unless otherwise noted)

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Operation Characteristics						
I_{ALS}	ALS only supply current	Note1,2		335		μA
I_{PS}	PS only supply current	Note1,2		255		μA
I_{SD}	Shutdown current	Note1,2		0.78	3	μA
V_{IH}	Logic high, I ² C	Note6	0.9		V_{DD}	V
V_{IL}	Logic low, I ² C	Note7	—		0.4	V
ALS Characteristics						
λ_{p1}	Peak sensitivity wavelength for ALS			550		nm
ALS_{FSCNT}	Full scale ALS counts				65535	counts
ALS_{DARK}	ALS dark offset	Note2,3,4		3		counts
ALS_{SENSE}	ALS sensing tolerance	Note2,3	-12.5		+12.5	%
Proximity Characteristics						
λ_{p2}	High sensitivity wavelength range for PS		800	940	1000	nm
PS_{FSCNT}	Full scale PS counts				65535	counts
$I_{LED_{SINK}}$	LED sink current	IRDR_LED[5:0] Note5				
		000000		6.25		mA
		000001		12.5		mA
		000010		18.75		mA
		000011		25		mA
		000100		31.25		mA
		000101		37.5		mA
		000110		43.75		mA
		000111		50		mA
			mA
		100010		228.75		mA
		Others		225		mA

Note 1: Operation without IR-LED.

Note 2: $GAIN_RGB[2:0] = 3'b100$, $GAIN_C [2:0] = 3'b100$, $.IT_ALS[3:0] = 4'b0101$, $GAIN_PS[1:0] = 3'b110$, $.IT_PS[3:0] = 4'b0100$.

Note 3: White LED parallel light source.

Note 4: $E_{ambient} = 0$ LUX.

Note 5: The voltage of LDR pin is fixed at 1.2V.

Note 6: I²C logical high voltage level is specified as worst-case condition when all of the recommended operation supply voltages (V_{DD}) are taken into consideration. The logical high level is different when different supply voltage is applied.


Note 7: I²C logical low voltage level is specified as worst-case condition when all of the recommended operation supply voltages (V_{DD}) are taken into consideration. The logical low level is different when different supply voltage is applied.

5.2 Timing Chart


Characteristics of the SDA and SCL I/O

Symbol	Parameter	Standard Mode		Fast Mode		Unit
		Min.	Max.	Min.	Max.	
f_{SCLK}	SCL clock frequency	10	100	10	400	KHz
t_{HDSTA}	Hold time after (repeated) start condition. After this period, the first clock is generated	4.0	—	0.6	—	μ s
t_{LOW}	LOW period of the SCL clock	4.7	—	1.3	—	μ s
t_{HIGH}	HIGH period of the SCL clock	4.0	—	0.6	—	μ s
t_{SUSTA}	Set-up time for a repeated START condition	4.7	—	0.6	—	μ s
t_{HDDAT}	Data hold time	0	—	0	—	ns
t_{SUDAT}	Data set-up time	250	—	100	—	ns
t_r	Rise time of both SDA and SCL signals	—	1000	—	300	ns
t_f	Fall time of both SDA and SCL signals	—	300	—	300	ns
t_{SUSTO}	Set-up time for STOP condition	4.0	—	0.6	—	μ s
t_{BUF}	Bus free time between a STOP and START condition	4.7	—	1.3	—	μ s



Note 1: f_{SCLK} is the $(t_{SCLK})^{-1}$.



Timing Chart of the SDA and SCL



Write Command



6. FUNCTION DESCRIPTION


6.1 Digital Interface

STK36C61-A contains eight-bit registers accessed via the I²C bus. All operations can be controlled by the command register. The simple command structure makes user easy to program the operation setting and latch the output data from STK36C61-A. Section 5.2 Timing chart displays the STK36C61-A I²C command format for reading and writing operation between host and STK36C61-A.

STK36C61-A provides fixed I²C slave address of 0x48 using 7 bit addressing protocol.

Slave Address	R/W Command Bit	OPERATION
0x48	0	Write Command to STK36C61-A
(followed by the R/W bit)	1	Read Data from STK36C61-A

6.2 System Operation



6.3 ALS Operation

6.3.1 ALS General Operation

The related ALS control bits are summarized below.

ALS Control Bits

General Control	
EN_ALS	Enable ALS sensing function
IT_ALS[3:0]	ALS integration time
GAIN_RGB[2:0]	ALS gain control
PRST_ALS[1:0]	ALS persistence number
GAIN_C[2:0]	Clear channel gain control
ALS Interrupt Control	
EN_ALS_INT	Enable ALS function interrupt
EN_ALS_DR_INT	Enable ALS data ready interrupt
THDH_ALS[15:0]	ALS out-of-windows high threshold
THDL_ALS[15:0]	ALS out-of-windows low threshold

ALS Data/Status Bits

Data	
DATA_ALS[15:0]	16-bits ALS channel raw data
DATA_C[15:0]	16-bits Clear channel raw data
Status	
FLG_ALS_DR	Indicate the ALS data ready event
FLG_ALS_INT	Indicate the Green channel out-of-windows event

STK36C61-A uses the coated photodiode array to measure the Lux of the incoming light and also an un-filtered clear photodiode array to improve the ALS sensing accuracy.

The ALS sensing function is enabled by the EN_ALS bit and the gain control bit GAIN_RGB [2:0], GAIN_C[2:0] and IT period IT_ALS[3:0] shall be set before the EN_ALS.

The FLG_ALS_DR bit shall be asserted every ADC conversion cycle complete and shall be cleared automatically after one of the DATA_R[15:0]/DATA_C[15:0] is be read out through I²C.

The F/R/G/B/C data are 16-bit output and are stored in two bytes register. Higher byte register must be read first than lower byte. Data reading word protection is implemented to make sure the conversion data within the same conversion cycle could be read correctly. When the higher byte register is read, the lower 8-bit data will be stored into a shadow register which is read by the following sequential read or another single read to the lower byte register.

6.3.2 ALS Interrupt Description

ALS Out-of-Windows Interrupt

STK36C61-A provides the ALS data out-of-windows interrupt. Once the EN_ALS_INT is set to 1, then the STK36C61-A shall issue an ALS interrupt and assert the FLG_ALS_INT bit if the ALS data DATA_ALS[15:0] are outside the user's programmed window defined by THDH_ALS[15:0] and THDL_ALS[15:0]. The FLG_ALS_INT shall be cleared by write the bit 0 and shall be reset to 0 if POR/SWRst or EN_ALS = 0. Clear the EN_ALS_INT will also clear the FLG_ALS_INT bit to 0.

ALS persistence numbers PRST_ALS[1:0] is used to avoid the false alarm of ALS out-of-windows event due to environment noise. If ALS persistence is set larger than 1, then the ALS out-of-windows interrupt will not be issued until continuous persistence numbers of ADC conversion results outside the defined windows.

ALS Data Ready Interrupt

STK36C61-A also provides the ALS data ready interrupt. Once the EN_ALS_DR_INT is set to 1, then the STK36C61-A shall issue an ALS data ready interrupt every ADC conversion cycle and assert the FLG_ALS_DR bit. The FLG_ALS_DR shall be cleared automatically after any one of the DATA_ALS/C[15:0] is be read out through I²C and shall be reset to 0 if POR/SWRst or EN_ALS = 0. Clear the EN_ALS_DR_INT will not influence the FLG_ALS_DR status.

6.4 PS Operation

6.4.1 PS General Operation

The related PS control bits are summarized below.

PS Control Bits

General Control	
EN_PS	Enable PS function
IT_PS[3:0]	PS integration time
GAIN_PS[2:0]	PS gain control
PRST_PS[1:0]	PS persistence number
DATA_PS_OFFSET[15:0]	PS digital offset cancellation
LED Control	
IRDR_LED[5:0]	Select LED driving current
PS Interrupt Control	
EN_PS_INT	Enable PS function interrupt
EN_PS_DR_INT	Enable PS data ready interrupt
PS_INT_MODE	Choose PS interrupt triggered mode.
PS_NF_MODE	Choose FLG_NF observed mode
THDH_PS[15:0]	PS near-far detect high threshold
THDL_PS[15:0]	PS near-far detect low threshold

PS Data/Status Bits

Data	
DATA_PS[15:0]	16-bits PS raw data
Status	
FLG_NF	Indicate the current object near/far state
FLG_PS_INT	Indicate the object near/far state changed event
FLG_PS_DR	Indicate the PS data ready event
FLG_INVALID_PS_INT	Indicate the PS data is invalid

The proximity function is used for object detection by IR-sensitivity photodiode detection of reflected IR energy emitted by the built-in IR LED.

The DATA_PS[15:0] will be the ADC output subtract offset data defined in DATA_PS_OFFSET[15:0]. The PS data are 16-bit output and are stored in two bytes register. Higher byte register must be read first than lower byte. Data reading word protection is implemented to make sure the conversion data within the same conversion cycle could be read correctly. When the higher byte register is read, the lower 8-bit data will be stored into a shadow register which is read by the following sequential read or another single read to the lower byte register.

The FLG_NF is used to indicate the current object is in near or far state and persistence is also applied to this flag if PRST_PS > 1.

The FLG_PS_DR bit shall be asserted every ADC conversion cycle complete and shall be cleared automatically after the DATA_PS[15:0] is be read out through I²C.

IRDR_LED[5:0] is used to choose different LED constant driving current. STK36C61-A has 37 different LED current levels 6.25 / 12.5 / 18.75 / 25 / 31.25 / 37.5 / ... / 212.5 / 218.75 / 225 mA

6.4.2 PS Interrupt Description


The EN_PS_INT[0] register is used to control PS interrupt function for enable or disable

The PS_NF_MODE[1] register is used to select how STK36C61-A reports the object near/far state to application.

The PS_INT_MODE[2] register is PS interrupt modes for near/far state change are described as below.


PS INT Function (EN PS_INT[0] = 1'b0) & PS Near/Far Flag Mode (PS_NF_Mode[1] = 1'b0)

If EN_PS_INT[0] is set to 1'b0, then the polling mode is used and the INT pin is non-active when near/far event detected. In this mode, the INT output level is fixed to pull-high and the FLG_PS_INT will never be asserted. The application simply polls the FLG_NF to check the object in near or far state.



PS INT Function (EN_PS_INT[0] = 1'b1) & PS Near/Far Flag Mode (PS_NF_Mode[1] = 1'b0)


The INT pin is treated as interrupt signal. The FLG_NF is used to indicate whether the object is in near or far state. The STK36C61-A is default in object far state and the FLG_NF = 1. Once the object moving close to the STK36C61-A and PS code exceed the high threshold THDH_PS, STK36C61-A will switch to object near state and the FLG_NF is cleared to 0. STK36C61-A will issue a PS interrupt to inform the object near/far state changed and also set the FLG_PS_INT to 1. If the object move far away from the STK36C61-A and PS code lower than the low threshold THDL_PS, STK36C61-A will switch to object far state and the FLG_NF is set to 1. STK36C61-A will also issue a PS interrupt to inform and set FLG_PS_INT. The FLG_PS_INT shall be cleared by write the bit 0 and shall be reset to 0 if POR/SWRst or EN_PS = 0. The FLG_NF shall be reset to 1 if POR/SWRst or EN_PS = 0. Change the PS_MODE will also clear the FLG_PS_INT to 0, but keep the current PS code and FLG_NF state.




PS persistence numbers PRST_PS[1:0] is used to avoid the false alarm of PS interrupt event due to environment noise. If PS persistence is set larger than 1, then the PS interrupt will not be issued until continuous persistence numbers of ADC conversion results meet the interrupt condition describe above.

For example:

(1) PRST_PS[1:0] = 2'b01 (x2), EN_ALS = 1, EN_PS = 1, EN_WAIT = 1




(2) PRST_PS[1:0] = 2'b01 (x2), EN_ALS = 1, EN_PS = 1, EN_WAIT = 1, and fail to issue interrupt event (no continue persistence numbers of PS ADC conversion results is out of threshold),



PS INT Function (EN_PS_INT[0] = 1'b1) & PS Near/Far Flag Mode (PS_NF_Mode[1] = 1'b1)

If PS_NF_MODE[1] = 1'b1, then the polling mode is used and the INT pin is treated as a near/far flag signal, not an interrupt signal. In this mode, the INT output level is same with the FLG_NF signal level and the FLG_PS_INT will never be asserted. The application simply polls the INT level (high or low) to check the object in near or far state. INT Pin is only from PS FLG_NF, and the ALS interrupt, Invalid PS interrupt is ignored.



PS Data Ready Interrupt

STK36C61-A provides the PS data ready interrupt. Once the EN_PS_DR_INT is set to 1, then the STK36C61-A shall issue a PS data ready interrupt every ADC conversion cycle and assert the FLG_PS_DR bit. The FLG_PS_DR shall be cleared automatically after the DATA_PS[15:0] is be read out through I2C and shall be reset to 0 if POR/SWRst or EN_PS = 0. Clear the EN_PS_DR_INT will not influence the FLG_PS_DR status.

6.5 Wait State Operation

6.5.1 Wait State General Operation

The related Wait control bits are summarized below.

Wait Control Bits	
General Control	
EN_WAIT	Enable Wait state
WAIT[11:0]	Wait period

Wait state is used for power saving

7. CONTROL REGISTER MAP

ADDR	REG NAME	BIT								Default
		7	6	5	4	3	2	1	0	
0x00	STATE						EN_WAIT	EN_ALS	EN_PS	0x00
0x01	PSCtrl		GAIN_PS[2:0]			IT_PS[3:0]				0x02
0x02	ALSCtrl1		GAIN_RGB[2:0]			IT_ALS[3:0]				0x05
0x03	LEDCTRL	IRDR_LED[5:0]								0x0C
0x04	INTCTRL1	INT_CTRL		EN_INVAL ID_PS_INT		EN_ALS_I NT	PS_INT_M ODE	PS_NF_MO DE	EN_PS_I NT	0x00
0x05	WAIT1	WAIT[7:0]								0x00
0x06	THDH1_PS	THDH_PS[15:8]								0xFF
0x07	THDH2_PS	THDH_PS[7:0]								0xFF
0x08	THDL1_PS	THDL_PS[15:8]								0x00
0x09	THDL2_PS	THDL_PS[7:0]								0x00
0x0A	THDH1_ALS	THDH_ALS[15:8]								0xFF
0x0B	THDH2_ALS	THDH_ALS[7:0]								0xFF
0x0C	THDL1_ALS	THDL_ALS[15:8]								0x00
0x0D	THDL2_ALS	THDL_ALS[7:0]								0x00
0x0F	WAIT2	WAIT[11:8]								0x00
0x10	FLAG	FLG_ALS_ DR	FLG_PS_D R	FLG_ALS_I NT	FLG_PS_I NT		FLG_ALS_S AT	FLG_INVALI D_PS_INT	FLG_NF	0x01
0x11	DATA1_PS	DATA_PS[15:8]								0x00
0x12	DATA2_PS	DATA_PS[7:0]								0x00
0x15	DATA1_R	DATA_R[15:8]								0x00
0x16	DATA2_R	DATA_R[7:0]								0x00
0x17	DATA1_G	DATA_G[15:8]								0x00
0x18	DATA2_G	DATA_G[7:0]								0x00
0x19	DATA1_B	DATA_B[15:8]								0x00
0x1A	DATA2_B	DATA_B[7:0]								0x00
0x1B	DATA1_C	DATA_C[15:8]								0x00
0x1C	DATA2_C	DATA_C[7:0]								0x00
0x1D	DATA1_PS_OFFSET	DATA_PS_OFFSET[15:8]								0x00
0x1E	DATA2_PS_OFFSET	DATA_PS_OFFSET[7:0]								0x00
0x3E	PDT_ID	PDT_ID[7:0]								0x93
0x3F	Reserved	Reserved								
0x40	PRSTCTRL					PRST_PS[1:0]	PRST_ALS[1:0]		0x00	
0x4E	GAINCTRL		GAIN_C[2:0]							0x00
0x80	SOFT_RESET	Write any to soft reset								0x00
0xA0	BGIRCTRL				EN_BGIR				0x00	
0xA1	ALSPDCTRL					ALS_SEL[3:0]			0x0F	
0xA2	PSPDCTRL					PS_SEL[1:0]			0x03	
0xA5	INTCTRL2						EN_ALS_DR _INT	EN_PS_ DR_INT	0x00	
0xDB	AGCTRL1			RGB_CI[1:0]			CLEAR_CI[1:0]		0x11	
0xDC	AGCTRL2						PS_CI[1:0]		0x01	

STATE Register (0x00)

Bit	7	6	5	4	3	2	1	0
ITEM						EN_WAIT	EN_ALS	EN_PS
Access						R/W	R/W	R/W
Default						0	0	0

Bit	ITEM	Description
0	EN_PS	Enable the PS function. 0: Disable 1: Enable
1	EN_ALS	Enable the ALS/C function. 0: Disable 1: Enable
2	EN_WAIT	Enable the Wait state. 0: Disable 1: Enable

PSCTRL Register (0x01)

Bit	7	6	5	4	3	2	1	0
ITEM		GAIN_PS[2:0]			IT_PS[3:0]			
Access		R/W			R/W			
Default		3'b000			4'b0010			

Bit	ITEM	Description																				
3:0	IT_PS[3:0]	PS integration time. <table border="1"> <tr><td>4'b0000</td><td>24 us</td></tr> <tr><td>4'b0001</td><td>48 us</td></tr> <tr><td>4'b0010</td><td>96 us</td></tr> <tr><td>4'b0011</td><td>192 us</td></tr> <tr><td>4'b0100</td><td>384 us</td></tr> <tr><td>4'b0101</td><td>768 us</td></tr> <tr><td>4'b0110</td><td>1.54 ms</td></tr> <tr><td>4'b0111</td><td>3.07 ms</td></tr> <tr><td>4'b1000</td><td>6.14 ms</td></tr> <tr><td>others</td><td>Reserved</td></tr> </table>	4'b0000	24 us	4'b0001	48 us	4'b0010	96 us	4'b0011	192 us	4'b0100	384 us	4'b0101	768 us	4'b0110	1.54 ms	4'b0111	3.07 ms	4'b1000	6.14 ms	others	Reserved
4'b0000	24 us																					
4'b0001	48 us																					
4'b0010	96 us																					
4'b0011	192 us																					
4'b0100	384 us																					
4'b0101	768 us																					
4'b0110	1.54 ms																					
4'b0111	3.07 ms																					
4'b1000	6.14 ms																					
others	Reserved																					
6:4	GAIN_PS[2:0]	PS gain setting. <table border="1"> <tr><td>3'b000</td><td>x 1 times</td></tr> <tr><td>3'b001</td><td>x 2 times</td></tr> <tr><td>3'b010</td><td>x 4 times</td></tr> <tr><td>3'b011</td><td>x 8 times</td></tr> <tr><td>3'b100</td><td>x 16 times</td></tr> <tr><td>3'b101</td><td>x 32 times</td></tr> <tr><td>3'b110</td><td>x 64 times</td></tr> </table>	3'b000	x 1 times	3'b001	x 2 times	3'b010	x 4 times	3'b011	x 8 times	3'b100	x 16 times	3'b101	x 32 times	3'b110	x 64 times						
3'b000	x 1 times																					
3'b001	x 2 times																					
3'b010	x 4 times																					
3'b011	x 8 times																					
3'b100	x 16 times																					
3'b101	x 32 times																					
3'b110	x 64 times																					

ALSCTRL1 Register (0x02)

Bit	7	6	5	4	3	2	1	0
ITEM		GAIN_RGB[2:0]			IT_ALS[3:0]			
Access		R/W			R/W			
Default		3'b000			4'b0101			

Bit	ITEM	Description
3:0	IT_ALS[3:0]	ALS integration time.
		4'b0000 3.125 ms
		4'b0001 6.25 ms
		4'b0010 12.5 ms
		4'b0011 25 ms
		4'b0100 50 ms
		4'b0101 100 ms
		4'b0110 200 ms
		4'b0111 400 ms
6:4	GAIN_RGB[2:0]	RGB gain setting. GAIN_RGB[2:0] is used to control of the RGB channels signal gain.
		3'b000 x 1 times
		3'b001 x 4 times
		3'b010 x 16 times
		3'b011 x 64 times
		3'b100 x 128 times
		3'b101 x 256 times
		3'b110 x 512 times
		others

BIT[3:0]	REFRESH TIME	Multiple of Base Refresh Time	G channel mLux/LSB under GAIN_ALS=3'110 (512x)
0000	3.125ms	x1	8.96
0001	6.25ms	x2	4.48
0010	12.5ms	x4	2.24
0011	25ms	x8	1.12
0100	50ms	x16	0.56
0101	100ms	x32	0.28
0110	200ms	x64	0.14
0111	400ms	X128	0.07

BIT[6:4]	Gain	G channel mLUX/LSB under IT_ALS=4'b0101 (100ms)
000	x1	17.92
001	x4	8.96
010	x16	4.48
011	x64	2.24
100	x128	1.12
101	x256	0.56

110	x512	0.28
-----	------	------

LEDCTRL Register (0x03)

Bit	7	6	5	4	3	2	1	0
ITEM	IRDR_LED[5:0]							
Access	R/W							
Default	4'b0011							

Bit	ITEM	Description
7:2	IRDR_LED[5:0]	LED constant current setting. The STK36C61-A provides different sinking ability for IRLED through setting IRDR. IRLED driving current = (IRDR[5:0] + 1) * 6.25mA
		6'b000000 6.25 mA current sink
		6'b000001 12.50 mA current sink
		6'b000010 18.75 mA current sink
		6'b000011 25.00 mA current sink
		6'b000100 31.25 mA current sink
		...
		6'b001111 100.00 mA current sink
		...
		6'b011110 193.75 mA current sink
		6'b011111 200.00 mA current sink
		6'b100000 206.25 mA current sink
		6'b100001 212.50 mA current sink
		6'b100010 218.75 mA current sink
		Others 225.00 mA current sink

INTCTRL1 Register (0x04)

Bit	7	6	5	4	3	2	1	0
ITEM	INT_CTRL		EN_INVALID_PS_INT		EN_ALS_INT	PS_INT_MODE	PS_NF_MODE	EN_PS_INT
Access	R/W		R/W		R/W	R/W	R/W	R/W
Default	0		0		0	0	0	0

Bit	ITEM	Description
0	EN_PS_INT	Enable the PS interrupt
1	PS_NF_MODE	Choose FLG_NF observed mode. 0: FLG_NF could be observed from FLAG[0] 1: FLG_NF could be observed through INT
2	PS_INT_MODE	Choose PS interrupt triggered mode. 0: PS interrupt is triggered by FLG_NF change 1: PS interrupt is triggered by PS data out of window
3	EN_ALS_INT	Enable the ALS out-of-windows interrupt. 0: Disable 1: Enable
5	EN_INVALID_PS_INT	Enable the Invalid PS interrupt. 0: Disable 1: Enable

7	INT_CTRL	0: Set /INT pin low if FLG_ALS_INT or FLG_ALS_DR or FLG_PS_INT or FLG_PS_DR or FLG_POCKET_MODE_INT or FLG_INVALID_PS_INT high 1: Set /INT pin low if (FLG_ALS_INT and FLG_PS_INT) or FLG_ALS_DR or FLG_PS_DR high or FLG_POCKET_MODE_INT or FLG_INVALID_PS_INT high
---	----------	--

WAIT1 Register (0x05)

Bit	7	6	5	4	3	2	1	0
ITEM	WAIT[7:0]							
Access	R/W							
Default	8'b00000000							

Bit	ITEM	Description
7:0	WAIT[7:0]	Wait state period. $WAIT[11:0] = WAIT2(WAIT[11:8]) + WAIT1(WAIT[7:0])$ Wait period = $(WAIT[11:0] + 1) * 1.54 \text{ ms}$

THDH1 PS Register (0x06)

Bit	7	6	5	4	3	2	1	0
ITEM	THDH_PS[15:8]							
Access	R/W							
Default	8'b11111111							

THDH2 PS Register (0x07)

Bit	7	6	5	4	3	2	1	0
ITEM	THDH_PS[7:0]							
Access	R/W							
Default	8'b11111111							

THDL1 PS Register (0x08)

Bit	7	6	5	4	3	2	1	0
ITEM	THDL_PS[15:8]							
Access	R/W							
Default	8'b00000000							

THDL2 PS Register (0x09)

Bit	7	6	5	4	3	2	1	0
ITEM	THDL_PS[7:0]							
Access	R/W							

Default	8'b00000000
---------	-------------

Bit	ITEM	Description
15:0	THDH_PS[15:0]	PS high threshold.
15:0	THDL_PS[15:0]	PS low threshold.

THDH1 ALS Register (0x0A)

Bit	7	6	5	4	3	2	1	0
ITEM	THDH_ALS[15:8]							
Access	R/W							
Default	8'b11111111							

THDH2 ALS Register (0x0B)

Bit	7	6	5	4	3	2	1	0
ITEM	THDH_ALS[7:0]							
Access	R/W							
Default	8'b11111111							

THDL1 ALS Register (0x0C)

Bit	7	6	5	4	3	2	1	0
ITEM	THDL_ALS[15:8]							
Access	R/W							
Default	8'b00000000							

THDL2 ALS Register (0x0D)

Bit	7	6	5	4	3	2	1	0
ITEM	THDL_ALS[7:0]							
Access	R/W							
Default	8'b00000000							

Bit	ITEM	Description
15:0	THDH_ALS[15:0]	ALS high threshold.
15:0	THDL_ALS[15:0]	ALS low threshold.

WAIT2 Register (0x0F)

Bit	7	6	5	4	3	2	1	0
ITEM	WAIT[11:8]							
Access	R/W							
Default	4'b0000							

Bit	ITEM	Description
3:0	WAIT[11:8]	Wait state period. $WAIT[11:0] = WAIT2(WAIT[11:8]) + WAIT1(WAIT[7:0])$ Wait period = $(WAIT[11:0] + 1) * 1.54 \text{ ms}$

FLAG Register (0x10)

Bit	7	6	5	4	3	2	1	0
ITEM	FLG_ALS_DR	FLG_PS_DR	FLG_ALS_INT	FLG_PS_INT		FLG_ALS_SAT	FLG_INVALID_PS_INT	FLG_NF
Access	R/W	R/W	R/W	R/W		RO	R/W	RO
Default	0	0	0	0		0	0	1

Bit	ITEM	Description
0	FLG_NF	Object near/far flag. Default FLG_NF = 1, object in far state. 0: Object in near state 1: Object in far state
1	FLG_INVALID_PS_INT	Indicate if interrupt event is related to INVALID_PS_INT. Write bit 0 to clear. 0: No INVALID_PS_INT event 1: INVALID_PS_INT event
2	FLG_ALS_SAT	Indicate the ALS channel circuit saturation. 0: No ALS channel circuit saturation, the data is valid. 1: ALS channel circuit saturation, the data is not valid.
4	FLG_PS_INT	Indicate if interrupt event is related to PS_INT. Write bit 0 to clear. 0: No PS_INT event 1: PS_INT event
5	FLG_ALS_INT	Indicate if interrupt event is related to ALS_INT. Write bit 0 to clear. 0: No ALS_INT event 1: ALS_INT event
6	FLG_PS_DR	Indicate PS data conversion complete. Automatically cleared after DATA_PS[15:0] is read. 0: PS data is not ready 1: PS data is ready
7	FLG_ALS_DR	Indicate ALS data conversion complete. Automatically cleared after DATA_ALS[15:0] is read. 0: ALS data is not ready 1: ALS data is ready

DATA1 PS Register (0x11)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_PS[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 PS Register (0x12)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_PS[7:0]							

Access	RO
Default	8'b00000000

The STK36C61-A has two 8-bit read-only registers to hold the data from ADC of PS. The most significant bit (MSB) is accessed at register 0x11, and the least significant bit (LSB) is accessed at register 0x12. The registers are updated for every PS integration time (conversion cycle).

DATA1 R Register (0x15)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_R[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 R Register (0x16)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_R[7:0]							
Access	RO							
Default	8'b00000000							

DATA1 G Register (0x17)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_G[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 G Register (0x18)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_G[7:0]							
Access	RO							
Default	8'b00000000							

DATA1 B Register (0x19)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_B[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 B Register (0x1A)

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

ITEM	DATA_B[7:0]
Access	RO
Default	8'b00000000

DATA1 C Register (0x1B)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_C[15:8]							
Access	RO							
Default	8'b00000000							

DATA2 C Register (0x1C)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_C[7:0]							
Access	RO							
Default	8'b00000000							

The STK36C61-A has two 8-bit read-only registers to hold each data from ADC of R/G/B/C. The registers are updated for every R/G/B/C integration time (conversion cycle).

DATA1 PS OFFSET Register (0x1D)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_PS_OFFSET[15:8]							
Access	RW							
Default	8'b00000000							

DATA2 PS OFFSET Register (0x1E)

Bit	7	6	5	4	3	2	1	0
ITEM	DATA_PS_OFFSET[7:0]							
Access	RW							
Default	8'b00000000							

Product ID (0x3E)

Read Only; PDT_ID = Product ID(0x93) to indicate the product information.

Reserved (0x3F)

Read Only; RSRVD = Reserved for engineering mode.

PRSTCTRL Register (0x40)

Bit	7	6	5	4	3	2	1	0
ITEM					PRST_PS[1:0]		PRST_ALS[1:0]	
Access					R/W		R/W	

Default					2'b00	2'b00
---------	--	--	--	--	-------	-------

Bit	ITEM	Description
1:0	PRST_ALS[1:0]	ALS persistence setting. The ALS has an interrupt persistence filter. The persistence filter allows user to specify the number of consecutive out-of-windows ALS occurrences before an interrupt is triggered.
		2'b00 x 1 times
		2'b01 x 2 times
		2'b10 x 4 times
		2'b11 x 8 times
3:2	PRST_PS[1:0]	PS persistence setting. The PS has an interrupt persistence filter. The persistence filter allows user to specify the number of consecutive out-of-threshold PS occurrences before an interrupt is triggered.
		2'b00 x 1 times
		2'b01 x 2 times
		2'b10 x 4 times
		2'b11 x 8 times

GAINCTRL Register (0x4E)

Bit	7	6	5	4	3	2	1	0
ITEM		GAIN_C[2:0]						
Access		R/W						
Default		3'b000						

Bit	ITEM	Description
5:4	GAIN_C[2:0]	Clear channel gain setting. GAIN_C[2:0] is used to control of the Clear channel signal gain.
		3'b000 x 1 times
		3'b001 x 4 times
		3'b010 x 16 times
		3'b011 x 64 times
		3'b100 x 128 times
		3'b101 x 256 times
		3'b110 x 512 times

Soft reset (0x80)

Write any data to this register will reset the chip.

BGIRCTRL Register (0xA0)

Bit	7	6	5	4	3	2	1	0
ITEM				EN_BGIR				
Access				R/W				
Default				0				

Bit	ITEM	Description
4	EN_BGIR	Enable the BGIR function. 0: Disable

		1: Enable
--	--	-----------

RGBCPDCTRL Register (0xA1)

Bit	7	6	5	4	3	2	1	0
ITEM					CLEAR	BLUE	GREEN	RED
Access					R/W	R/W	R/W	R/W
Default					1	1	1	1

Bit	ITEM	Description
0	RED	Enable the RED PD. 0: Disable 1: Enable
1	GREEN	Enable the GREEN PD. 0: Disable 1: Enable
2	BLUE	Enable the BLUE PD. 0: Disable 1: Enable
3	CLEAR	Enable the CLEAR PD. 0: Disable 1: Enable

PSPDCTRL Register (0xA2)

Bit	7	6	5	4	3	2	1	0
ITEM							PS_PS1	PS_PS0
Access							R/W	R/W
Default							1	1

Bit	ITEM	Description
0	PS_PS0	Enable the PS0 PD. 0: Disable 1: Enable
1	PS_PS1	Enable the PS1 PD. 0: Disable 1: Enable

INTCTRL2 Register (0xA5)

Bit	7	6	5	4	3	2	1	0
ITEM							EN_ALS_DR_INT	EN_PS_D R_INT
Access							R/W	R/W
Default							0	0

Bit	ITEM	Description
-----	------	-------------

0	EN_PS_DR_INT	Enable the PS Data Ready interrupt. 0: Disable 1: Enable
1	EN_ALS_DR_INT	Enable the ALS Data Ready interrupt. 0: Disable 1: Enable

AGCTRL1 Register (0xDB)

Bit	7	6	5	4	3	2	1	0
ITEM			RGB_CI[1:0]				CLEAR_CI[1:0]	
Access			R/W				R/W	
Default			2'b01				2'b01	




Bit	ITEM	Description
1:0	CLEAR_CI[1:0]	CLEAR channel analog gain setting.
		2'b00 x 2
		2'b01 x 1
5:4	RGB_CI[1:0]	RGB channel analog gain setting.
		2'b00 x 2
		2'b01 x 1
		2'b10 x 0.5

AGCTRL2 Register (0xDC)




Bit	7	6	5	4	3	2	1	0
ITEM							PS_CI[1:0]	
Access							R/W	
Default							2'b01	



Bit	ITEM	Description
1:0	PS_CI[1:0]	PS channel analog gain setting.
		2'b00 x 2
		2'b01 x 1
		2'b10 x 0.5

8. ALS RESPONSE CHARTS




9. PROXIMITY RESPONSE CHARTS





10. APPLICATION NOTE




STK36C61-A Typical Application Circuit with Independent VDD and VLED Supply Voltage

10.1 Power Noise Consideration


It is suggested that IC power and V_{LED} comes from individual source to get the best performance of STK36C61-A and an R/C low pass filter is also suggested to be added in the V_{DD} path of STK36C61-A to reduce the switching noise from whole system. The recommended R value is 22 Ohm.

10.2 POR、VLEDA & VBUS Timing Specification




Symbol	Parameter	Min.	Typ.	Max.	Unit
T_{APOR}	Power on reset procedure start once VDD exceed 1.2V.	30			ms
T_{VLEDA}	VLEDA & VBUS turn on time related to VDD.	≥0, and shall meet $T_{VLEDARDY}$			ms
T_{DPOR}	Logic circuit initialization timing and VDD shall exceed 1.7V.	5			ms
$T_{VLEDARDY}$	VLED & VBUS ready before SW enable PS function.	0			ms


11. PACKAGE OUTLINE

Top View


SYMBOLS	Dimensions in millimeters		
	MIN	NOM	MAX
D	4.125	4.200	4.275
E	1.425	1.500	1.575

Side View


SYMBOLS	Dimensions in millimeters		
	MIN	NOM	MAX
A	0.95	1.00	1.05
A1	0.27	0.30	0.33
B	2.71	2.74	2.77


Bottom View


SYMBOLS	Dimensions in millimeters		
	MIN	NOM	MAX
L1	0.35	0.40	0.45
L2	1.00	1.05	1.10
L3	1.05	1.10	1.15
L4	0.55	0.60	0.65
S1	0.05	0.10	0.15
S2	0.15	0.20	0.25
T1	0.45	0.50	0.55
T2	0.85	0.90	0.95
T3	1.25	1.30	1.35


PCB Pad Layout and Solder Mask Define Recommendation

Suggested PCB pad layout guidelines are shown below.

Top Perspective




Solder Mask Define



Notes: all linear dimensions are in mm.

Marking Rule

STK36C61-A Marking




Date code週別	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15	16	17	18	19	20
Marking代碼	A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T
Date code週別	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40
Marking代碼	U	V	W	X	Y	Z	a	b	1	d	e	f	g	h	i	j	k	2	m	n
Date code週別	41	42	43	44	45	46	47	48	49	50	51	52	53							
Marking代碼	3	4	q	r	5	t	u	6	7	8	y	9								

12. SOLDERING INFORMATION

12.1 Soldering Condition

- Pb-free solder temperature profile




- Reflow soldering should not be done more than three times.
- When soldering, do not put stress on the ICs during heating.
- After soldering, do not warp the circuit board.

12.2 Soldering Iron

Each terminal is to go to the tip of soldering iron temperature less than 350°C for 3 seconds within once in less than the soldering iron capacity 25W. Leave two seconds and more intervals, and do soldering of each terminal. Be careful because the damage of the product is often started at the time of the hand solder.

12.3 Repairing

Repair should not be done after the ICs have been soldered. When repairing is unavoidable, a double-head soldering iron should be used (as below figure). It should be confirmed beforehand whether the characteristics of the ICs will or will not be damaged by repairing.



13. STORAGE INFORMATION

13.1 Storage Condition

1. Devices are packed in moisture barrier bags (MBB) to prevent the products from moisture absorption during transportation and storage. Each bag contains a desiccant.
2. The delivery product should be stored with the conditions shown below:

Storage Temperature	10 to 30°C
Relatively Humidity	below 60%RH

13.2 Treatment After Unsealed

1. Floor life (time between soldering and removing from MBB) must not exceed the time shown below:

Floor Life	168 Hours
Storage Temperature	10 to 30°C
Relatively Humidity	below 60%RH

2. When the floor life limits have been exceeded or the devices are not stored in dry conditions, they must be re-baked before reflow to prevent damage to the devices. The recommended conditions are shown below

Temperature	60°C
Re-Baking Time	12 Hours

14. TAPE AND REEL DIMENSION

TBD

CONFIDENTIAL

Notes: all linear dimensions are in mm.

Revision History

Date	Version	Modified Items
2022/03/07	0.9	Initial release.

Important Notice

This document contains information that is proprietary to Sensortek Technology Corp. ("sensortek"), and is subject to change without notice. Any part of this document may not be used, reproduced, duplicated or disclosed in any form or any means without the prior written permission of sensortek.

Sensortek does not warrant or represent that any license, either express or implied, is granted under any sensortek's patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which sensortek's products or services are used. In addition, Sensortek does not assume any liability for the occurrence of infringing on any patent or other intellectual property rights of a third party.

Sensortek reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.