


## DESCRIPTION

The 3416 is the N-Channel logic enhancement mode power field effect transistor which is produced using high cell density advanced trench technology to provide excellent  $R_{DS(ON)}$ .

This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application, and low in-lin power loss are needed in a very small outline surface mount package

## FEATURE

- ◆ 20V/6.5A,  $R_{DS(ON)}=16m\Omega(\text{typ.})@V_{GS}=4.5V$
- ◆ 20V/5.5A,  $R_{DS(ON)}=18m\Omega(\text{typ.})@V_{GS}=2.5V$
- ◆ Super high design for extremely low  $R_{DS(ON)}$
- ◆ Exceptional on-resistance and Maximum DC current capability
- ◆ This is a Full RoHS compliance
- ◆ ESD Rating:2000V HBM
- ◆ SOT23-3L package design



## APPLICATIONS

- ◆ Power Management in Note Book
- ◆ Portable Equipment
- ◆ Battery Powered System

## ABSOLUTE MAXIMUM RATINGS ( $T_A=25^\circ\text{C}$ Unless otherwise noted )

Symbol	Parameter	Typical	Unit
$V_{DSS}$	Drain-Source Voltage	20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 10$	V
$I_D$	Continuous Drain Current ( $T_A=25^\circ\text{C}$ )	6.5	A
	Continuous Drain Current ( $T_A=75^\circ\text{C}$ )		
$I_{DM}$	Pulsed Drain Current	30	A
$I_S$	Continuous Source Current (Diode Conduction)	1	A
$P_D$	Power Dissipation	$T_A=25^\circ\text{C}$	W
		$T_A=75^\circ\text{C}$	
$T_J$	Operation Junction Temperature	150	$^\circ\text{C}$
$T_{STG}$	Storage Temperature Range	-55~+150	$^\circ\text{C}$

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged.

Absolute maximum ratings are stress rating only and functional device operation is not implied

## THERMAL DATA

Symbol	Parameter	Min	Typ	Max	Unit
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient		62.5		$^\circ\text{C}/\text{W}$

**ELECTRICAL CHARACTERISTICS**( $T_A=25^{\circ}\text{C}$  Unless otherwise noted)

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Static Parameters</b>						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250\mu A$	20			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	0.4	0.7	1.0	V
$I_{GSS}$	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 8V$			$\pm 10$	$\mu A$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=20V, V_{GS}=0$			1	$\mu A$
		$V_{DS}=20V, V_{GS}=0$ $T_J=55^{\circ}\text{C}$			5	
$I_{D(ON)}$	On-State Drain Current	$V_{DS}\geq 5V, V_{GS}=4.5V$	7			A
$R_{DS(ON)}$	Drain-Source On-Resistance	$V_{GS}=4.5V, I_D=6.5A$		16	22	m $\Omega$
		$V_{GS}=2.5V, I_D=5.5A$		18	26	
		$V_{GS}=1.8V, I_D=5A$		21	34	
$G_{fs}$	Forward Transconductance	$V_{DS}=5V, I_D=7A$		31		S
<b>Source-Drain Diode</b>						
$V_{SD}$	Diode Forward Voltage	$I_S=1.0A, V_{GS}=0V$		0.7	1.3	V
<b>Dynamic Parameters</b>						
$Q_g$	Total Gate Charge	$V_{DS}=10V$		16		nC
$Q_{gs}$	Gate-Source Charge	$V_{GS}=4.5V$		1.7		
$Q_{gd}$	Gate-Drain Charge	$I_D=7.0A$		6.8		
$C_{iss}$	Input Capacitance	$V_{DS}=10V$		1120		pF
$C_{oss}$	Output Capacitance	$V_{GS}=0V$		1950		
$C_{rss}$	Reverse Transfer Capacitance	$f=1\text{MHz}$		155		
$T_{d(on)}$	Turn-On Time	$V_{DS}=10V$		7.2		nS
$T_r$		$I_D=7.0A$		11		
$T_{d(off)}$	Turn-Off Time	$V_{GEN}=5V$		64		
$T_f$		$R_G=3.3\Omega$		32		

 Note: 1. Pulse test: pulse width $\leq 300\mu\text{s}$ , duty cycle $\leq 2\%$ 

2. Static parameters are based on package level with recommended wire bonding

TYPICAL CHARACTERISTICS (25°C Unless Note)




Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

TYPICAL CHARACTERISTICS (continuous)




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)





Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

SOT23-3L PACKAGE OUTLINE DIMENSIONS




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
theta	0°	8°	0°	8°

## SOLDERING METHODS FOR UNIVERCHIP

Storage environment Temperature=10°C~35°C Humidity=65%±15%

Reflow soldering of surface mount device



Profile Feature	Sn-Pb Eutectic Assembly	Pb free Assembly
Average ramp-up rate ( $T_L$ to $T_P$ )	<3°C/sec	<3°C/sec
Preheat		
-Temperature Min ( $T_{smin}$ )	100°C	150°C
-Temperature Max ( $T_{smax}$ )	150°C	200°C
-Time (min to max) ( $t_s$ )	60~120 sec	60~180 sec
$T_{smax}$ to $T_L$		
-Ramp-up Rate	<3°C/sec	<3°C/sec
Time maintained above		
-Temperature ( $T_L$ )	183°C	217°C
-Time ( $t_L$ )	60~150 sec	60~150 sec
Peak Temperature ( $T_P$ )	240°C+0/-5°C	260°C+0/-5°C
Time within 5°C of actual Peak Temperature ( $t_p$ )	10~30 sec	20~40 sec
Ramp-down Rate	<6°C/sec	<6°C/sec
Time 25°C to Peak Temperature	<6 minutes	<6 minutes