

General Description

The WSP4616 is the highest performance trench N-ch and P-ch MOSFET with extreme high cell density, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

The WSP4616 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.

Features

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available



Product Summary

BVDSS	RDSON	ID
30V	15mΩ	16A
-30V	15mΩ	-16A

Applications

- High Frequency Point-of-Load Synchronous Buck Converter for MB/NB/UMPC/VGA
- Networking DC-DC Power System
- CCFL Back-light Inverter

DFN5X6-8 Pin Configuration



Absolute Maximum Ratings (TA= 25°C unless otherwise noted)

Symbol	Parameter	N Channl	P Channl	Unit	
V _{DSS}	Drain-Source Voltage	30	-30	V	
V _{GSS}	Gate-Source Voltage	±20	±20		
I _D	Continuous Drain Current c	T _C =25°C	16	-16	A
		T _C =100°C	10.5	-12.5	
I _{DM}	Pulsed Drain Current c	35	-65	A	
I _{DSM}	Continuous Drain Current	T _A =25°C	9.5	-11	A
		T _A =70°C	7.5	-8.5	
P _D	Maximum Power Dissipation B	T _C =25°C	10	20	W
		T _C =100°C	4	8	
P _{DSM}	Maximum Power Dissipation A	T _C =25°C	3.1	4.1	W
		T _C =100°C	2	2.6	
I _S	Diode Continuous Forward Current	T _C =25°C	10	-16	A
E _{AS}	Single pulsed avalanche energy c	L=0.5mH	7	-36	mJ
I _{AS}	Single pulsed avalanche Current	L=0.5mH	12	-27	A
T _J	Maximum Junction Temperature	150	150	°C	
T _{STG}	Storage Temperature Range	-55 to 150	-55 to 150		
R _{θJA}	Thermal Resistance-Junction to Ambient AD	t≤10S	40	30	°C/W
		Steady Statec	70	65	°C/W
R _{θJC}	Thermal Resistance-Junction to Case	21	6	°C/W	

N-Channl Electrical Characteristics (T_J= 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =250μA	30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V	-	-	1	μA
		T _J =55°C	-	-	5	μA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =250μA	1	1.5	2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)}	Drain-Source On-state Resistance	V _{GS} =10V, I _{DS} =10A	-	15	19.5	mΩ
		V _{GS} =4.5V, I _{DS} =5A	-	18	24	
R _G	Gate Resistance	F=1MHz, V _{GS} =0V, V _{DS} =0V	-	-	2.8	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, Frequency=1.0MHz	-	373	-	pF
C _{oss}	Output Capacitance		-	67	-	
C _{rss}	Reverse transfer capacitance		-	41	-	
t _{d(ON)}	Turn-on delay Time	V _{GEN} =10V, V _{DD} =15V R _G =3Ω, RL=1.5Ω	-	4.3	-	nS
t _r	Turn-on rise Time		-	2.8	-	
t _{d(OFF)}	Turn-off delay Time		-	15.8	-	
t _f	Turn-off rise Time		-	3	-	
Q _g	Total Gate Charge (10V)	V _{DS} =15V, V _{GS} =10V, I _{DS} =10A	-	7.1	-	nC
Q _g	Total Gate Charge (4.5V)		-	3.5	-	
Q _{gs}	Gate-Source Charge		-	1.2	-	
Q _{gd}	Gate-Drain Charge		-	1.6	-	
V _{SD}	Diode Forward Voltage	I _{SD} =1A, V _{GS} =0V	-	0.75	1	V
t _{rr}	Reverse Recovery Time	I _{DS} =10A, dI _{SD} /dt=500A/μs	-	6	-	ns
Q _{rr}	Reverse Recovery Charge		-	6.6	-	nC

A. The value of R_{θJA} is measured with the device mounted on 1in2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C. The Power dissipation P_{DSM} is based on R_{θJA} t ≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

B. The power dissipation P_D is based on T_{J(MAX)}=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature T_{J(MAX)}=150° C.

D. The R_{θJA} is the sum of the thermal impedance from junction to case R_{θJC} and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, rating, assuming a maximum junction temperature of T_{J(MAX)}=150°C. The SOA curve provides a single pulse

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with T_A=25° C.

P-Channl Electrical Characteristics (T_J= 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _{DS} =-250A	-30	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V	-	-	-1	μA
		T _J =55°C	-	-	-5	μA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _{DS} =-250A	1	1.5	2	V
I _{GSS}	Gate Leakage Current	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA
R _{DS(ON)}	Drain-Source On-state Resistance	V _{GS} =-10V, I _{DS} =-9.7A	-	15	20	mΩ
		V _{GS} =-4.5V, I _{DS} =-7A	-	20	27	
R _G	Gate Resistance	F=1MHz, V _{GS} =0V, V _{DS} =0V	-	4	-	Ω
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, Frequency=1.0MHz	-	1040	-	pF
C _{oss}	Output Capacitance		-	180	-	
C _{rss}	Reverse transfer capacitance		-	125	-	
t _{d(ON)}	Turn-on delay Time	V _{GEN} =-10V, V _{DD} =-15V R _G =3Ω, RL=1.5Ω	-	10	-	nS
t _r	Turn-on rise Time		-	5.5	-	
t _{d(OFF)}	Turn-off delay Time		-	26	-	
t _f	Turn-off rise Time		-	9	-	
Q _g	Total Gate Charge	V _{DS} =-15V, V _{GS} =-10V, I _{DS} =- 9.7A	-	19	-	nC
Q _g	Total Gate Charge		-	9.6	-	
Q _{gs}	Gate-Source Charge		-	3.6	-	
Q _{gd}	Gate-Drain Charge		-	4.6	-	
V _{SD}	Diode Forward Voltage	I _{SD} =-1A, V _{GS} =0V	-	-0.75	-1.1	V
t _{rr}	Reverse Recovery Time	I _{DS} =-9.7A,	-	11.5	-	ns
Q _{rr}	Reverse Recovery Charge	dI _{SD} /dt=500A/μs	-	25	-	nC

N-Channl TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

N-Channl TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

N-Channl TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)

P-Channl TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)




Figure 6: Body-Diode Characteristics (Note E)

P-Channl TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Case (Note F)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

P-Channl TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 12: Power De-rating (Note F)




Figure 13: Current De-rating (Note F)




Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)




Figure 15: Normalized Maximum Transient Thermal Impedance (Note H)