

# **ZDSD01G/02G/04G**

## **SD NAND Datasheet**

\* Information furnished is believed to be accurate and reliable. However, Zetta assumes no responsibility for the consequences of use of such information or for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of Zetta. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. Zetta products are not authorized for use as critical components in life support devices or systems without express written approval of Zetta. The Zetta logo is a registered trademark of Zetta Device Technology Limited. All other names are the property of their respective own.

## 1. Introduction

Zetta SD NAND is an embedded storage solution designed in a LGA8 package form. The operation of SD NAND is similar to an SD card which is an industry standard.

SD NAND consists of NAND flash and a high-performance controller. 3.3V supply voltage is required for the NAND area (VCC). SD NAND is fully compliant with SD2.0 interface, which is utilized by most of general CPU. The advantages of the SD NAND include high quality, low power consumption and cost performance.


## 2. Product List

Capacity	Part number	Package	Size
1Gb	ZDSD01GLGEAG	LGA8 (Land Grid Array)	8x6mm
2Gb	ZDSD02GLGEAG	LGA8 (Land Grid Array)	8x6mm
4Gb	ZDSD04GLGEAG	LGA8 (Land Grid Array)	8x6mm
8Gb	ZDSD08GLGEAG	LGA8 (Land Grid Array)	8x6mm


## 3. Features

- ✓ Support up to 50Mhz clock frequency
- ✓ Support 1/4 bit mode
- ✓ Built-in HW ECC Engine and highly reliable NAND management mechanism
- ✓ High Speed model, Speed class 4/class 6/class 8/class10 supported.
- ✓ Smaller package LGA8 (Land Grid Array)
- ✓ Operation Conditions    Temperature Range:    Ta = -30°C to +85°C
- ✓ Storage Conditions        Temperature Range:    Tstg = -40°C to +85°C

## 4. Block Diagram



## 5. Pin Assignments



Pin No.	Pin name (SD mode)	Pin name (SPI mode)
1	SD2, I/O pin	NC, no connection
2	SD3, I/O pin	/CS, chip select
3	CLK, clock signal	CLK, clock signal
4	Vss, ground	Vss, ground
5	CMD, command signal	DI, data in
6	SD0, I/O pin	DO, data out
7	SD1, I/O pin	NC, no connection
8	Vdd, power supply	Vdd, power supply

## 6. Usage

### 6.1. Product Protocol

As SD NAND is the realize SD2.0 standard product, thus please refer to the SD2.0 related protocol: SD Physical Layer Specification Version 2.00.

### 6.2. DC Characteristics

Item	Symbol	MIN	MAX	Unit	Note	
Supply voltage	VDD	2.7	3.6	V		
Input voltage	High Level	V <sub>IH</sub>	VDD*0.625	VDD+0.3	V	
	Low Level	V <sub>IL</sub>	VSS-0.3	VDD*0.25	V	
Output voltage	High Level	V <sub>OH</sub>	VDD*0.75	--	V	I <sub>OH</sub> =-2mA, VDD=VDDmin
	Low Level	V <sub>CL</sub>	--	VDD*0.125	V	I <sub>OL</sub> =2ma, VDD=VDDmin
Standby Current(*)	I <sub>cc1</sub>	--	20*	mA	VDD=3.6V, clock 25MHz	
		--	0.2		VDD=3.0V, clock STOP, Ta=25 ° C	
Operation Current(*)	Write	I	--	30	mA	3.6V/25MHz,50MHz
	Read	I	--	30		
Input voltage setup Time	V <sub>rs</sub>	--	250	ms		

Note: Standby current max 20mA with CLOCK 25Mhz only based on 100 pcs samples

#### Peak Voltage and Leak Current

Item	Symbol	MIN	MAX	Unit	Note
Peak voltage on all lines		-0.3	VDD+0.3	V	
Input Leakage Current for all pins		-10	10	uA	
Output Leakage Current for all outputs		-10	10	uA	


#### Signal Capacitance

Item	Symbol	MIN	MAX	Unit	Note
Pull up Resistance	R <sub>CMD</sub> /R <sub>DAT</sub>	10	100	k	
Total bus capacitance for each signal line	C <sub>L</sub>	-	40	pF	1 card C <sub>HOST</sub> +C <sub>BUS</sub> ≤ 30pF
Card Capacitance for signal pin	C <sub>CARD</sub>	-	10	pF	
Pull up Resistance inside card (pin1)	R <sub>DAT3</sub>	10	90	k	
Capacity Connected to Power line	C <sub>C</sub>	-	5	pF	

Note: WP pull-up (R<sub>wp</sub>) Value is depend on the Host Interface drive circuit.

## 7. Package Dimensions

### LGA8 (8\*6mm) (Land Grid Array)




Dimensions

Symbol		A			b	D		E		e		L
Unit												
Mm	Min	0.75			0.55	7.95		5.95				0.75
	Norm	0.80			0.60	8.00		6.00		1.27		0.80
	Max	0.85			0.65	8.05		6.05				0.85

## 8. Ordering Information

The ordering part number is formed by a valid combination of the following



## 9. Revision History

Version No.	Change Description	Date
V1.0	Initial release, part number is based on extended temperature, LGA 8*6mm	2020/06/02