

## CHIPLINK N-Channel Enhancement Mode Power MOSFET

### Description

The LX3400S combines advanced trench technology to provide excellent  $R_{DS(ON)}$ , low gate charge and operation with gate voltage as low as 2.5V. This device is suitable for use as a load switch or PWM applications.


### Features

- $V_{DS}=30V$ ,  $I_D=5.1A$   
 $R_{DS(ON)} < 33m\Omega @ V_{DS}=10V$   
 $R_{DS(ON)} < 39m\Omega @ V_{DS}=4.5V$   
 $R_{DS(ON)} < 55m\Omega @ V_{DS}=2.5V$
- Low gate charge
- High power and current handling capability
- Termination is Lead-free and RoHS Compliant




### Applications

- PWM applications
- Load switch
- Power Management



schematic diagram



SOT23 Package

### Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Maximum	Units
Drain-Source Voltage	$V_{DS}$	30	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current	$I_D$	5.1	A
Pulsed Drain Current <sup>B</sup>	$I_{DM}$	20	A
Maximum Power Dissipation <sup>A</sup>	$P_D$	1.3	W
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic

Thermal Resistance, Junction to Ambient	$R_{QJA}$	96	$^\circ C/W$
---	-----------	----	--------------

## Electrical Characteristics (T<sub>A</sub>=25°C unless otherwise specified)

Parameter	Symbol	Test conditions	MIN	TYP	MAX	UNIT
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	30			V
Gate-Threshold Voltage	V <sub>th(GS)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =250 μA	0.7	0.9	1.2	V
Gate-body Leakage	IGSS	V <sub>DS</sub> =0V, V <sub>GS</sub> =±12V			±100	nA
Zero Gate Voltage Drain Current	IDSS	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V			1	μA
Drain-Source On-Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5A		24	33	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =4A		26	39	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =3A		33	55	mΩ
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =5A	10			s
<b>Dynamic Characteristics</b>						
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> = 15V, V <sub>GS</sub> =0V, F=1MHz		595		pF
Output Capacitance	C <sub>OSS</sub>			39		
Reverse Transfer Capacitance	C <sub>RSS</sub>			36		
<b>Switching Capacitance</b>						
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 15V, R <sub>L</sub> =3Ω V <sub>GS</sub> = 10V, R <sub>GEN</sub> =3Ω		3.0		nS
Turn-on Rise Time	t <sub>r</sub>			4.5		nS
Turn-off Delay Time	t <sub>d(off)</sub>			25		nS
Turn-off Fall Time	t <sub>f</sub>			3.8		nS
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 15V, I <sub>D</sub> =5A, V <sub>GS</sub> =4.5V		9.3		nC
Gate-Source Charge	Q <sub>gs</sub>			1.6		nC
Gate-Drain Charge	Q <sub>gd</sub>			2.1		nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =5A			1.2	V
Diode Forward Current	I <sub>s</sub>				5.1	A

### Notes:

- The Power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150 °C , using ≤10s junction-to ambient thermal resistance.
- Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150°C .Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25°C .
- The Static characteristics in Figures are obtained using <300 μ s pulses, duty cycle 2% max.

## Typical Electrical and Thermal Characteristics




Figure 1: Switching Test Circuit







Figure 2: Switching Waveforms




T<sub>J</sub>-Junction Temperature(°C)  
Figure 3 Power Dissipation




T<sub>J</sub>-Junction Temperature(°C)  
Figure 4 Drain Current




V<sub>DS</sub> Drain-Source Voltage (V)  
Figure 5 Output Characteristics




I<sub>D</sub>- Drain Current (A)  
Figure 6 Drain-Source On-Resistance




**Figure 7 Transfer Characteristics**




**Figure 8 Drain-Source On-Resistance**




**Figure 9 Rdson vs Vgs**




**Figure 10 Capacitance vs Vds**




**Figure 11 Gate Charge**




**Figure 12 Source-Drain Diode Forward**



**Figure 13 Safe Operation Area**



**Figure 14 Normalized Maximum Transient Thermal Impedance**

**SOT-23 Package Information**


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min.	Max.	Min.	Max.
A	0.900	1.150	0.035	0.045
A1	0.000	0.100	0.000	0.004
A2	0.900	1.050	0.035	0.041
b	0.300	0.500	0.012	0.020
c	0.080	0.150	0.003	0.006
D	2.800	3.000	0.110	0.118
E	1.200	1.400	0.047	0.055
E1	2.250	2.550	0.089	0.100
e	0.950 TYP.		0.037 TYP.	
e1	1.800	2.000	0.071	0.079
L	0.550 REF.		0.022 REF.	
L1	0.300	0.500	0.012	0.020
θ	0°	8°	0°	8°

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED.

CHIPLINK DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS.

THIS DOCUMENT SUPERSEDES AND REPLACES ALL INFORMATION PREVIOUSLY SUPPLIED. CHIPLINK RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.