




INN650D260A

1. General description

650V GaN-on-silicon Enhancement-mode Power Transistor in Dual Flat No-lead package (DFN) with 8 mm × 8 mm size

2. Features

- Enhancement mode transistor-Normally off power switch
- Ultra high switching frequency
- No reverse-recovery charge
- Low gate charge, low output charge
- Qualified for industrial applications according to JEDEC Standards
- ESD safeguard
- RoHS, Pb-free, REACH-compliant



3. Applications

- AC-DC converters
- DC-DC converters
- Totem pole PFC
- Fast battery charging
- High density power conversion
- High efficiency power conversion

4. Key performance parameters

Table 1 Key performance parameters at $T_j = 25\text{ }^\circ\text{C}$

Parameter	Value	Unit
$V_{DS,max}$	650	V
$R_{DS(on),max}$ @ $V_{GS} = 6\text{ V}$	260	m Ω
$Q_{G,typ}$ @ $V_{DS} = 400\text{ V}$	2	nC
$I_{D,pulse}$	22	A
Q_{OSS} @ $V_{DS} = 400\text{ V}$	19	nC
Q_{rr} @ $V_{DS} = 400\text{ V}$	0	nC

5. Pin information

Table 2 Pin information

Gate	Drain	Kelvin Source	Source
8	1,2,3,4	7	5,6

Table 3 Ordering information

Type/Ordering Code	Package	Marking
INN650D260A	DFN 8X8	INN65D260A

Table of contents

1. General description.....	1
2. Features	1
3. Applications	1
4. Key performance parameters.....	1
5. Pin information	1
6. Maximum ratings.....	3
7. Thermal characteristics.....	4
8. Electric characteristics.....	5
9. Electric characteristics diagrams	7
10.Package outlines	13
11.Revision history.....	14

6. Maximum ratings

at $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified.

Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact Innoscence sales office.

Table 4 Maximum ratings

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Drain source voltage	$V_{DS,max}$	-	-	650	V	$V_{GS} = 0\text{ V}$, $I_D = 20\text{ }\mu\text{A}$
Drain source voltage transient ¹	$V_{DS(transient)}$	-	-	750	V	$V_{GS} = 0\text{ V}$, $V_{DS} = 750\text{ V}$
Continuous current, drain source	I_D	-	-	12	A	$T_c = 25\text{ }^\circ\text{C}$
Pulsed current, drain source ²	$I_{D,pulse}$	-	-	22	A	$T_c = 25\text{ }^\circ\text{C}$; $V_G = 6\text{ V}$; See Figure 16;
Pulsed current, drain source ²	$I_{D,pulse}$	-	-	15	A	$T_c = 125\text{ }^\circ\text{C}$; $V_G = 6\text{ V}$; See Figure 17;
Gate source voltage, continuous ³	V_{GS}	-1.4	-	+7	V	$T_j = -55\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$
Gate source voltage, pulsed	$V_{GS,pulse}$	-20	-	+10	V	$T_j = -55\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$; $t_{PULSE} = 50\text{ ns}$, $f = 100\text{ kHz}$ open drain
Power dissipation	P_{tot}	-	-	75	W	$T_c = 25\text{ }^\circ\text{C}$
Operating temperature	T_j	-55	-	+150	$^\circ\text{C}$	
Storage temperature	T_{stg}	-55	-	+150	$^\circ\text{C}$	

1 $V_{DS(transient)}$ is intended for surge rating during non-repetitive events, $t_{PULSE} < 1\text{ }\mu\text{s}$

2 Pulse = 300 μs

3 The minimum V_{GS} is clamped by ESD protection circuit, as shown in Figure 10

7. Thermal characteristics

Table 5 Thermal characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R_{thJC}	-	-	1.65	°C/W	
Reflow soldering temperature	T_{sold}	-	-	260	°C	MSL3

8. Electric characteristics

at $T_j = 25\text{ }^\circ\text{C}$, unless specified otherwise

Table 6 Static characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(th)}$	1.2	1.6	2.2	V	$I_D = 11\text{ mA}; V_{DS} = V_{GS}; T_j = 25\text{ }^\circ\text{C}$
		-	1.9	-		$I_D = 11\text{ mA}; V_{DS} = V_{GS}; T_j = 125\text{ }^\circ\text{C}$
Drain-source leakage current	I_{DSS}	-	2	20	μA	$V_{DS} = 650\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$
		-	10	120		$V_{DS} = 650\text{ V}; V_{GS} = 0\text{ V}; T_j = 150\text{ }^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	40	-	μA	$V_{GS} = 6\text{ V}; V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	165	260	$\text{m}\Omega$	$V_{GS} = 6\text{ V}; I_D = 3\text{ A}; T_j = 25\text{ }^\circ\text{C}$
		-	322	-		$V_{GS} = 6\text{ V}; I_D = 3\text{ A}; T_j = 150\text{ }^\circ\text{C}$
Gate resistance	R_G	-	2	-	Ω	$f = 5\text{ MHz}; \text{open drain}$

Table 7 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	73	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Output capacitance	C_{oss}	-	20	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Reverse transfer capacitance	C_{rss}	-	0.2	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Effective output capacitance, energy related ¹	$C_{o(er)}$	-	27	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ²	$C_{o(tr)}$	-	43	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Output charge	Q_{oss}	-	19	-	nC	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Turn-on delay time	$t_{d(on)}$	-	3	-	nS	See Figure 22
Turn-off delay time	$t_{d(off)}$	-	4	-	nS	See Figure 22
Rise time	t_r	-	7	-	nS	See Figure 22
Fall time	t_f	-	4	-	nS	See Figure 22

1 $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V

2 $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V

Table 8 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Gate charge	Q_G	-	2	-	nC	$V_{GS} = 0 \text{ to } 6 \text{ V}; V_{DS} = 400 \text{ V}; I_D = 3 \text{ A}$
Gate-source charge	Q_{GS}	-	0.18	-	nC	
Gate-drain charge	Q_{GD}	-	0.62	-	nC	
Gate Plateau Voltage	V_{Plat}	-	2.3	-	V	$V_{DS} = 400 \text{ V}; I_D = 3 \text{ A}$

Table 9 Reverse conduction characteristics

Parameter	Symbol	Values			Unit	Note/Test Condition
		Min.	Typ.	Max.		
Source-Drain reverse voltage	V_{SD}	-	2.7	-	V	$V_{GS} = 0 \text{ V}; I_{SD} = 3 \text{ A}$
Pulsed current, reverse	$I_{S,pulse}$	-	-	22	A	$V_G = 6 \text{ V}$
Reverse recovery charge	Q_{rr}	-	0	-	nC	$I_{SD} = 3 \text{ A}; V_{DS} = 400 \text{ V}$
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

9. Electric characteristics diagrams

at $T_j = 25\text{ }^\circ\text{C}$, unless specified otherwise







Figure 5 Typ. channel reverse characteristics




$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^\circ\text{C}$

Figure 6 Typ. channel reverse characteristics




$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^\circ\text{C}$

Figure 7 Typ. channel reverse characteristics




$I_D = f(V_{DS}, V_{GS}); T_j = 25\text{ }^\circ\text{C}$

Figure 8 Typ. channel reverse characteristics




$I_D = f(V_{DS}, V_{GS}); T_j = 125\text{ }^\circ\text{C}$

Figure 9 Typ. transfer characteristics




$I_D = f(V_{GS}); V_{DS} = 3\text{ V}$

Figure 10 Typ. Gate-to-Source leakage




$I_G = f(V_{GS}); I_G$ reverse turn on by ESD unit

Figure 11 Drain-source leakage characteristics




$I_{DSS} = f(V_{DS}); V_{GS} = 0\text{ V}$

Figure 12 Gate threshold voltage




$$V_{TH} = f(T_j); V_{GS} = V_{DS}; I_D = 11 \text{ mA}$$

Figure 13 Drain-source on-state resistance




$$R_{DS(on)} = f(T_j); I_D = 3 \text{ A}; V_G = 6 \text{ V}$$

Figure 14 Power dissipation




$$P_{tot} = f(T_c)$$

Figure 15 Max. transient thermal impedance




$$Z_{thJC} = f(t_p, D)$$

Figure 16 Safe operating area




$I_D = f(V_{DS}); T_c = 25\text{ }^\circ\text{C}$

Figure 17 Safe operating area




$I_D = f(V_{DS}); T_c = 125\text{ }^\circ\text{C}$

Figure 18 Typ. gate charge





$V_{GS} = f(Q_G); V_{DCLINK} = 400\text{ V}; I_D = 3\text{ A}$


Figure 19 Typ. capacitances



$C_{XSS} = f(V_{DS}); \text{Freq.} = 100\text{ kHz}$



10.Package outlines



SYMBOL	DIMENSION		
	MIN	NOM	MAX
A	0.80	0.90	1.00
A1	0.00	0.02	0.05
A2	---	0.203 Ref	---
b	0.95	1.00	1.05
D	8.00 B. S. C		
D1	6.84	6.94	7.04
D2	0.40	0.50	0.60
E	8.00 B. S. C		
E1	0.90	1.00	1.10
E2	3.10	3.20	3.30
E3	2.70	2.80	2.90
e	2.00 B. S. C		
L	0.40	0.50	0.60

NOTE: All dimensions in mm


Pad 1,2,3,4 is Drain

Pad 5,6 is Source

Pad 7 is Kelvin Source

Pad 8 is Gate

Pad 9 is Attach Pad



Row	Description	Example
Row1	Company name	INNO
Row2	Product Name(In short)	XXXXXXXXXX
Row3	ASSY lot No.	XXXXXXXXXX

Notes:

- (1) Dimension and tolerance conform to ASME Y14.5-2009.
- (2) All Dimensions are in millimeters.
- (3) Lead coplanarity shall be 0.1 millimeters max.
- (4) Complies with JEDEC MO-229.
- (5) Drawing is not to scale.

11.Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2021-4-13	1.0 version release