



SILVERGY


Application Note: SY6288E1/E2

3A Low Loss Power Distribution Switch

General Description

SY6288E1/E2 is an ultra-low $R_{DS(ON)}$, 3A Low Loss Power Distribution switch with current limit to protect the power source from over current and short circuit conditions. It incorporates over temperature protection and reverse blocking function.

Ordering Information



Ordering Number	Package type	UL certified	TUV certified
SY6288E1AAC	SOT23-5	YES	YES
SY6288E2AAC	SOT23-5	YES	YES


Features

- Input voltage: 2.5V to 5.5V
- Extremely Low Power Path Resistance: 45mΩ (typ.)
- 3A load current capability
- Two Enable polarities:
 - SY6288E1AAC: Active High
 - SY6288E2AAC: Active Low
- Over temperature shutdown and automatic retry
- Reverse blocking (no body diode)
- Fault flag (OCB) output for over current and fault conditions
- At shutdown, OUT can be forced higher than IN
- Built-in soft-start
- Compact package minimizes the board space: SOT23-5
- RoHS Compliant and Halogen Free
- UL certification NO. 20160229-E333762
TUV certification NO. R 50188769

Applications

- USB 3.1 Application
- USB 3G Datacard
- USB Dongle
- MiniPCI Accessories
- USB Charger
- Public Place Multi-USB Charger


Typical Application Circuit



Note: If 1uF input cap will lead to large Vin voltage spike, it is strongly recommended to add additional 10uF ceramic cap.

Figure 1. Schematic Diagram (SY6288E1/E2)

Pinout (Top View)




Part Number	Package type	Top Mark®
SY6288E1AAC	SOT23-5	Kmxyz
SY6288E2AAC	SOT23-5	Nexyz

Note①: x=year code, y=week code, z= lot number code.

Pin Name	Pin number	Pin Description
		SOT23-5
OUT	1	Output pin, decoupled with a 10µF capacitor to GND.
GND	2	Ground pin
OCB	3	Open Drain Fault Flag
EN/ENB	4	ON/OFF control. Do not leave it floating. EN: Active high; ENB: Active low.
IN	5	Input pin, decoupled with a 10µF capacitor to GND

Block Diagram





SY6288E1/E2

Absolute Maximum Ratings (Note 1)

All pins -----	6V
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$ SOT23-5 -----	1.7W
Package Thermal Resistance (Note 2)	
θ_{JA} -----	61°C/W
θ_{JC} -----	22°C/W
Junction Temperature-----	150°C
Lead Temperature (Soldering, 10 sec.) -----	260°C
Storage Temperature Range -----	-65°C to 150°C

Recommended Operating Conditions (Note 3)

IN-----	2.5V to 5.5V
All other pins -----	0V to 5.5V
Junction Temperature Range -----	-40°C to 125°C
Ambient Temperature Range -----	-40°C to 85°C



Electrical Characteristics

($V_{IN} = 5V$, $C_{OUT}=10\mu F$, $T_A = 25^\circ C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.5		5.5	V
Shutdown Input Current	I _{SHDN}	Open load, switch off		0.1	1	μA
		Output grounded, switch off		0.1	1	μA
Quiescent Supply Current	I _Q	Open load, switch on		35		μA
FET R _{DS(ON)}	R _{DS(ON)}	SOT23-5, $V_{IN}=5V$ I _{OUT} =0.5A		45		mΩ
Current Limit	I _{LIM}	$V_{IN}=5V$, $V_{OUT}=4V$	3.2	3.76	4.43	A
Fold back Current	I _{FBC}	$V_{IN}=5V$, $V_{OUT}=1V$		2.1	2.8	A
EN/ENB Threshold	Logic-Low Voltage	V _{IL}			0.5	V
	Logic-High Voltage	V _{IH}		1.0		V
IN UVLO Threshold	V _{IN,UVLO}				2.45	V
IN UVLO Hysteresis	V _{IN,HYS}			0.1		V
Rise Time	T _{RISE}	$V_{IN}=3.3V$, $R_L=3 \Omega$, $C_L=1\mu F$	1	1.5	2	ms
		$V_{IN}=5.0V$, $R_L=5 \Omega$, $C_L=1\mu F$	1.6	2.3	3	ms
OCB Low Resistance	R _{OCB}			100		Ω
OCB Delay Time	T _{OCB_Delay}			10		ms
OUT Shutdown Discharge Resistance	R _{DIS}		50	63	76	Ω
Thermal Shutdown Temperature	T _{SD}			150		°C
Thermal Shutdown Hysteresis	T _{HYS}			20		°C


Note 1: Stresses beyond “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Pin 2 of SOT23 packages is the case position for θ_{JC} measurement.


Note 3: The device is not guaranteed to function outside its operating conditions.

Typical Performance Characteristics


Input Quiescent Current vs. Input Voltage




$R_{DS(ON)}$ vs. Load Current




$R_{DS(ON)}$ vs. Input Voltage




Output Voltage vs. Output Current









Rise Time vs. V_{IN}



Falling Time vs. V_{IN}





Applications Information

Output Discharge

SY6288E1/E2 integrates a 60Ω pull down resistor for quick output discharge. The resistor is activated when the switch is turned off.

Over-current protection

SY6288E1/E2 has a 3.76A fixed current limit value. When the over-current condition is sensed, SY6288E1/E2 is modulated to achieve constant output current. Under output short circuit conditions, the normal current limit folded back 50%.

Thermal Shutdown Protection

If the junction temperature of the device exceeds the thermal protection threshold which is typically 150°C , over temperature protection will shut down SY6288E1/E2. Once the chip temperature drops to 130°C , the SY6288E1/E2 will restart.

Fault flag

The OCB pin is an active-low, open drain output. It is high impedance when there's no protection occurring or the device is disable. When the device is enable, the OCB pin goes low whenever over-current protection or thermal shutdown protection occurs.

Input Capacitor

To reduce device inrush current, a $10\mu\text{F}$ ceramic capacitor, CIN, is recommended. A higher value of CIN can be used to reduce the voltage drop

experienced as the switch is turned on into large capacitive load.

To minimize the potential noise problem, place CIN really close to the IN and GND pins.


Output Capacitor



A $10\mu\text{F}$ ceramic output cap is recommended to prevent parasitic board inductance from forcing VOUT below GND when switching off.

PCB Layout Guide

For best performance of the SY6288E1/E2, the following guidelines must be strictly followed:

- Keep all power traces as short and wide as possible and use at least 2 ounce copper for all power traces.
- Place a ground plane under all circuitry to lower both resistance and inductance and improve DC and transient performance.
- Input decoupling ceramic capacitor should be placed as close as possible between IN and GND pin to reduce the leakage inductance.
- Output decoupling ceramic capacitor should be placed as close as possible between OUT and GND pin to reduce the leakage inductance.




SOT23-5 Package outline & PCB layout design

Notes: All dimensions are in millimeters.


All dimensions don't include mold flash & metal burr.

Taping & Reel Specification

1. SOT23-5 taping orientation



2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOT23-5	8	4	7"	280	160	3000

3. Others: NA